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1 Introduction
The invention of a solid state amplifier by Bardeen, Brattain and Shockley in 1947 was
the starting point for a massive revolution in the electronic industry [1]. “We have called
it the Transistor, because it is a resistor or semiconductor device which can amplify
electrical signals as they are transferred through it.” was the declaration [2]. Nowadays,
transistor technology is the basis for nearly every electronic device and the developments
in the silicon (Si)-based semiconductor industry have led to the digital era we are in.
Although the Si technology has by far the highest level of maturity, other semiconducting
materials have also evolved and add with their specific characteristics to the variety of
transistor devices available [3–5].
Especially in the area of high-power and high-power radio frequency (RF) operation,
wide band gap semiconductors like silicon carbide (SiC) [6] and gallium nitride (GaN)
[7] benefit from their material-inherent properties. Due to their larger band gap, they are
capable of operating at higher temperatures compared to Si devices [8, 9] which reduces
the effort required for thermal management of a module. They also posses a significantly
higher critical electric field (Ecrit) which enables them to operate at elevated voltages
and helps to increase the power density. For comparison, selected material properties
for GaN, its related materials aluminum nitride (AlN) and indium nitride (InN) and for
Si and SiC are given in table 1.1. The presented data include the band gap (Eg), the
relative dielectric constant (εr), the electron mobility (µ) and the critical electric field
(Ecrit). Baliga’s Figure of Merit (BFOM) [15] and Baliga’s High-frequency Figure of
Si 4H-SiC GaN AlN InN
Eg (eV) 1.12 [10] 3.2 [10] 3.43 [10] 6.25 [11] 0.78 [11]
εr 11.9 [10] 10.0 [10] 10.28 [12] 10.31 [12] 14.61 [12]
µ (cm2/Vs) 1350 720 1000 [13] 450 [13] 3150 [13]
Ecrit (MV/cm) 0.3 [10] 2 [14] 3.3 [10] 8.4 [10] 1.2 [10]
BFOM 1 133 851 6340 184
BHFOM 1 24 89 261 37.3
Table 1.1: Material properties of different semiconductors with Baliga’s Figure of Merit (BFOM)
and Baliga’s High-frequency Figure of Merit (BHFOM) normalized to Si.
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Merit (BHFOM) [16] are also given and normalized to Si values. They are derived by
the following equations:
BFOM = εrµEcrit3 ∝ VBR
2
RON
(1.1)
BHFOM = µEcrit2 (1.2)
The BFOM and the BHFOM are utilized to classify semiconductor materials sui-
tability for low-frequency high-power devices and high-frequency high-power devices,
respectively. Especially the critical electric field plays an important role for both appli-
cations as can be seen by the equations. For GaN, Ecrit is ten times higher than for Si.
Even InN which has a lower band gap compared to Si is expected to be better suited
for high-power applications, due to its higher critical electric field. When comparing the
figures of merit of SiC and the III-nitrides, one thing has to be kept in mind. The given
numbers are calculated for bulk carrier mobilities. In GaN-based heterostructure field-
effect transistors, carrier mobilities of more than 2000 cm2/Vs can be achieved. This
renders the III-nitride semiconductor family even more suitable for high-power applica-
tions than the given numbers already suggest. From eq. (1.1), it is possible to predict
the theoretically achievable smallest on-resistance (RON) for a given breakdown voltage.
A corresponding diagram for Si, SiC and GaN is presented in fig. 1.1.
The recent developments and achievements in the field of nitride semiconductors are
magnificent especially regarding the rather young age of the research activities in this
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Figure 1.1: Theoretical breakdown voltage for a given on-resistance.
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field. The first high electron mobility transistor (HEMT) on GaN was demonstrated in
1993 by Asif M. Khan et al. [17].
One major advantage of this type of device is the formation of a two-dimensional
electron gas (2DEG) which is used as channel in a field effect transistor (FET) devi-
ce. Carriers in the 2DEG have a much higher carrier mobility and saturation velocity
compared to the bulk values in a traditional MOSFET. 2DEG-based devices therefore
provide inherently better RF performance as their bulk carrier counterparts.
On the other hand, nitride heterostructure field-effect transistor (HFET) devices have
been discovered only very recently to be also attractive candidates for power-switching
applications due to their high critical electric field. Additionally, GaN-based power con-
verters can operate at higher switching frequencies. This helps to reduce the necessary
size of all passive components, like inductors and capacitors and is beneficial the overall
system size.
Within this thesis, mainly two different device types are presented. First, a compre-
hensive study of InAlN/GaN HFETs for RF applications is given. InAlN is a highly
attractive candidate to replace typically applied AlGaN barrier layers due to several re-
asons. First, it can be grown lattice-matched to GaN resulting in a lower strain-related
defect density. Second, it has a much higher spontaneous polarization and therefore hig-
her carrier concentration and higher current densities. And finally, the critical barrier
thickness is much smaller. This helps to scale down device geometries and reach even
higher current gain cut-off frequencies. Different aspects of the device characteristics are
discussed with respect to understanding general trends in InAlN/GaN HFET devices
and to find the right trade offs for a specific application. Special attention is given to
the dependencies on the gate length scaling and a general prediction for the maximum
achievable current gain cut-off frequency (fT ) is derived.
Second, the family of quaternary nitride HFETs is introduced. Quaternary nitride
layers open up a new degree of freedom in device engineering. The possibility of ad-
justing the band gap and the total polarization of quaternary material independently
can be effectively used to fine-tune device characteristics. The outstanding concept of
polarization engineering with quaternary nitrides is introduced in detail in section 3.2.
It basically enables advanced engineering of the band diagram of a heterostructure or,
even more complex, of any multi-layer structure by adjusting the polarization differences
at each interface. Within this thesis, polarization engineering is applied to demonstrate
an enhancement mode (e-mode) quaternary HFET device. Further optimizations of this
device by applying an additional quaternary capping layer are also presented and prove
the new concept to be an attractive method for future device engineering.
3

2 Basic properties of GaN-based heterostructures
All electronic devices investigated in this thesis are based upon GaN and its related com-
pounds. They belong to the wide band gap semiconductor family and cover a band gap
range from 0.78 eV to 6.25 eV [11], with InN and AlN being the lower and upper limit,
respectively. By mixing the binary materials, it possible to form ternary and even qua-
ternary materials. All III-nitrides posses a rather high spontaneous polarization, which
inherently originates from their crystal structure. This polarization leads to interesting
electronic effects when at least two different III-nitride layers are combined in a hete-
rostructure. Hence, it is important to understand the origin of polarization, how it can
be influenced and how it can be used to gain outstanding electronic device properties in
HFETs.
In this chapter, the basic tools are introduced which are necessary to analyze the
electrical properties of heterostructure field-effect transistors. First a brief introduction
into the crystal structure of the nitrides is given and the origin of the material-inherent
polarization is explained. Subsequently, the basic heterostructure for HFET applicati-
ons is introduced and an analytical expression for the carrier density is provided. Several
models are explained, which are important for the analysis of electrical device characteri-
stics. The limitations of the presented models are discussed and if possible, simplifications
are given.
2.1 Crystal structure and polarization effects
The III-nitrides can have two different crystal structures, the zincblende and the wurt-
zite crystal structure. For HFET devices, only the wurtzite structure is relevant. It is
typically realized by a heteroepitaxy approach (see section 2.3) and is thermodynami-
cally stable under ambient conditions. The hexagonal lattice of a wurtzite crystal is
shown in fig. 2.1. For the III-nitrides, each nitrogen atom is surrounded by four metal
atoms. Since every basal plane consists only of one atom species, this kind of order
has no inversion symmetry. An ideal wurtzite crystal consists of two sublattices which
are of the hexagonal-close pack (hcp) type. These sublattices are shifted by a ratio of
c0/a0 = 1.633 where c0 and a0 are the height of the hexagonal prism and the length of
the the basal hexagon, respectively. As soon as the shift deviates from the ideal value of
5
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Figure 2.1: Wurtzite crystal structure of III-nitrides.
1.633, macroscopic polarization effects occur. All III-nitrides deviate from this ratio as
shown in table 2.1. The strong electronegativity of the nitrogen atom generates a local
dipole for each metal-nitrogen bond. All dipole moments do compensate only for the
ideal c0/a0 of 1.633. For the III-nitrides, compensation is only achieved in the basal pla-
ne and a net polarization along the c-axis remains. It is called spontaneous polarization
(Psp) and occurs in all III-nitride materials [12]. The resulting Psp, which are applied for
all calculations within this thesis, are also given in tab. 2.1. An additional piezoelectric
component Ppz can be induced when strain is introduced into the material. This can
happen either by applying external mechanical forces or by growth-related structural
situations as they appear e.g. by pseudomorphic growth of several layers. Electronic de-
vices can benefit from the polarization in III-nitrides. How this is realized for the HFET
is explained in the subsequent section.
2.2 The two-dimensional electron gas in nitride heterostructures
The material-inherent spontaneous polarization (Psp) and the piezoelectric polarization
(Ppz) add up to the total polarization (Ptot) of a specific III-nitride layer. When two
layers with different Ptot build a heterostructure, a net charge σint is formed at the
interface due to the polarization difference. The algebraic sign of this charge only depends
on the orientation of the crystal in relation to the position of the higher polarization
material. In case of a typical GaN-based heterostructure for HFET applications, the
Material c0 (nm) a0 (nm) c0/a0 Psp (C/m2)
AlN 0.4982 0.3112 1.601 -0.0898
GaN 0.5185 0.3189 1.626 -0.0339
InN 0.5705 0.354 1.612 -0.0413
Table 2.1: Lattice constants for the binary III-nitrides.
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Figure 2.2: Schematics and band diagram for a simple heterostructure.
higher polarization material is the barrier layer. The orientation of the crystal is the
[0001] direction, called Ga-face, i.e. the long bond in c-direction has the metal atom at
the upper end (closer to the surface, compare fig. 2.1). The polarization vector is pointing
from the metal towards the nitrogen atom, therefore the polarization has a negative sign
when looking at Ga-face structures. The fixed interface charge (σint) is the difference of
the two polarizations. Mathematically calculated in the [0001] direction it is:
σint = PtotGaN − Ptotbarrier (2.1)
σint is positive for typical HFET structures. Due to this localized interface charge and
the conduction band offset ∆EC , a triangular quantum well for EC is formed at the
interface. Any electrons present in the structure accumulate within this quantum well
and lead to band bending in the buffer. In the band diagram (fig. 2.2b), the Fermi level
penetration depth (∆) at the interface due to this localized two-dimensional electron gas
(2DEG) is mainly dependent on the surface boundary conditions. Donor states at the
surface are assumed to provide the electrons of the 2DEG and the position of the Fermi
level is pinned by the surface potential or the Schottky barrier height (ΦB) when having
a Schottky metal contact.
The electron concentration nS of the 2DEG is a complex function of several parame-
ters. In good approximation, it can be derived from an integration over the electric field
in c-direction including the Gauss’s equation at all interfaces [18, 19]. It is assumed that
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under ideal conditions and without influences from the environment, the whole structure
is electrically neutral. Therefore the electrons in the channel are believed to stem from
positive counter charges which build up at the semiconductor surface. The approximati-
on becomes even more accurate, when ∆ is calculated as a function of the lowest subband
level in the quantum well [12]. The resulting equation for a typical heterostructure as
shown in fig. 2.2 is
nS =
σint
q
− ε0 · εr,barrier
tbar · q2 (qΦB −∆EC + ∆)−
ε0 · εr,buffer
tbuffer · q2 EC,buffer (2.2)
where q is the elementary charge, ε0 and εr are the permittivity of free space and the
relative dielectric constant, respectively, σint is the fixed interface charge, tbar is the
barrier thickness, ΦB is the Schottky barrier height (or the surface potential when having
a free surface) and ∆EC is the conduction band offset at the heterointerface. tbuffer and
EC,buffer represent the buffer thickness and the conduction band minimum at the bottom
interface of the GaN buffer layer. To account for ∆ being a function of nS, the sheet
carrier concentration is calculated recursively. ∆ is given by [12]
∆ = E0 +
pi~2
m∗GaN
· nS (2.3)
with E0 being the lowest subband level of the 2DEG
E0 =
{
9pi~q2
8ε0
√
8m∗GaN
· nS
εr,GaN
}
(2.4)
where ~ is the reduced Planck constant and m∗GaN is the effective electron mass in
GaN. The last term in eq. (2.2), which accounts for the buffer-related depletion, is
usually neglected due to tbuffer being significantly larger than tbar. Only for back barrier
concepts, this term becomes also relevant.
In fig. 2.3, the calculated sheet carrier concentration is shown for three different hete-
rostructures as a function of barrier thickness. A thick, relaxed GaN buffer is assumed
for all three calculations. The barrier materials shown are pseudomorphically grown
Al0.3Ga0.7N, lattice-matched In0.17Al0.83N and a lattice-matched quaternary composi-
tion In0.14Al0.69Ga0.17N. The interface charge (σint) increases from the AlGaN to the
lattice-matched InAlN case due to a significant increase in spontaneous polarization of
the barrier. A detailed discussion on the composition dependent polarization is given
in section 3.1. Still, due to the higher σint, an increase in nS can be observed. Also
the critical barrier thickness (tbar) below which nS significantly drops is shifted towards
smaller values. This effect can be summarized by the following statement: The higher
8
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Figure 2.3: Sheet carrier concentration for a pseudomorphic AlGaN barrier and for lattice-matched
InAlGaN and InAlN barrier layers.
the total polarization (Ptot) and therefore σint, the thinner the barrier layer can be to
still obtain the same nS. It will be shown that this dependence constitutes a crucial
advantage for high-polarization barrier layers to be applied in HFET devices for RF
power amplification.
2.3 Epitaxy of III-nitride layers
The existence of a 2DEG and its sheet carrier concentration strongly depends on the
material composition. But also the crystal quality of the nitride layers has a strong im-
pact on nS and is even more important for the carrier mobility. To achieve high crystal
qualities, precise knowledge on the growth mechanisms is necessary. Here, only a short
introduction into the applied epitaxy method is given. Especially for the quaternary ni-
tride layers which are investigated within this thesis, the basic dependencies during the
growth process are of interest. GaN and its related compounds are typically synthesized
by a heteroepitaxial approach [20]. Only a small number of methods is available, like
hydride vapour phase epitaxy (HVPE), the sublimation sandwich method [21, 22], RF
reactive sputtering [23] and molecular beam epitaxy (MBE) [24]. Still, the most im-
portant method for commercial applications is metal-organic chemical vapor deposition
(MOCVD) as it enables a high crystal quality while having a reasonable throughput
[25].
MOCVD is a high-temperature process. The substrate is typically heated up to tem-
peratures between 800 and 1100 °C. Temperature changes during the deposition process
are introduced within this range to achieve the best crystal quality for each layer de-
posited, or to adjust the composition of a layer. For the quaternary nitrides e.g., to
incorporate higher In content into the layer, the temperature needs to be kept relatively
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low, otherwise In would desorb from the surface without being incorporated into the
crystal lattice structure. Also the reactor pressure and the fluxes of each precursor are
critical parameters for obtaining high crystal quality layers with the desired composition.
Whereas for In incorporation, the flux of the In precursor has a minor influence [27, 28],
for the AlN/GaN ratio of a quaternary layer, the ratio of the corresponding precursors
plays a crucial role.
Not only for the final device and its high-power capabilities, but also for the complexity
of the growth process, the choice of substrate is also an important factor. Typical sub-
strates used are sapphire, SiC and Si. Very recently also AlN and even GaN substrates
are available, but are still too expensive to be competitive [29]. Different aspects have to
be considered when choosing the right substrate. Although SiC has the highest thermal
conductivity, it is also the most expensive substrate when comparing the materials listed
in table 2.2. Nevertheless, it is still the best choice when aiming for high-power density
RF operation, as it provides the best heat sink for the device. Si on the other hand
has the potential to enable an ultra low cost production but has the highest lattice and
thermal mismatch to GaN, which requires complex strain handling structures to prevent
the grown layers from cracking during cool-down. All samples investigated in this thesis
have been grown either on SiC to benefit from the good heat dissipation or on sapphire.
Sapphire (Al2O3) has the advantage that it is not as expensive as SiC. Additionally, it is
much easier to realize crack-free layer growth on sapphire compared to Si, as its thermal
mismatch is smaller. All studies on the quaternary nitrides were performed on sapphire
subtrates as they provide a reliable and cost-efficient basis for systematic investigations.
As the experiments are not aiming for a record high-power RF device, the drawback of
having a small thermal conductivity is not too severe.
The growth of all samples in this work has been realized by MOCVD. The two reactors
used were an AIXTRON AIX RF200/4 and an AIXTRON 2x3“ CCS reactor. A schema-
tic of an MOCVD reactor is shown in fig. 2.4. The substrate is located on a rotation disc
Crystal a (nm) Lattice
mismatch
GaN/substrate
(%)
Thermal
expansion
coefficient
(10−6/K)
Thermal
conductivity
(W/cm K)
GaN 0.3189 – 5.59 1.3
Si(111) 0.5430 -16.9 2.59 1-1.5
6H-SiC 0.3080 3.5 4.2 3.0-3.8
sapphire 0.4758 16 7.5 0.5
Table 2.2: Lattice parameters of substrate materials for nitride growth (from [26]).
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5 Experimental setup and measurement tools 
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Figure 5.1: Schema of the AIX 200RF reactor. 
 
 
The graphite susceptor and disk are heated by the RF induction coil. The RF elec-
tro-magnetic field induces a current in these materials. When multiplied by the elec-
trical voltage over the resistance of the graphite material, the resulting heat power is 
given. The temperature is measured by a thermo element in the middle of the sus-
ceptor right underneath the disk. Thus, it is important to note that the temperature 
measured is not the surface temperature of the wafer but the temperature in the mid-
dle of the susceptor. Additionally, the rotation gas foil of N2 spreads out underneath 
the disk and lifts it. This broadens the two temperature values even more. 
 
 
5.1.3 Standard growth parameters 
 
The layer growth inside the reactor takes place from the vapor phase. Due to the 
high temperature in the reactor, both the hydride and MO compounds decompose 
and adsorb onto the rotating substrate. Once these compounds get inside the reactor, 
chemical reactions take place controlled by the gas mass flow and the pressure and 
temperature inside the reactor. For the epitaxy of GaN-based materials, compared to 
the growth of arsenides, high growth temperatures of 750°C — 1200°C are needed 
and pressures of 20 - 200 mbar, seldom 500 mbar, are used. 
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Figure 2.4: Schematic of a horizontal MOCVD reactor.
on top of the susceptor which can be heated by RF coils. The reactor tube has a small
hole above the substrate for in situ reflectivity easurements. For the RF200/4, the pro-
cess gases have a horizontal flow direction with the metal-organics (MO) and nitrogen
source separated by a separation plate as long as possible, to prevent any prereactions
and turbulent flow. For e 2x3“ CCS react r, the gas inlet is realized by a close-coupled
showerhead (CCS), which provides a vertical gas flow. The precursors used as metal
sources are TMGa, TEGa, TMAl, TMIn which are diluted in a nitrogen carrier gas. As
nitrogen source, ammonia (NH3) is used. Details on the specific parameters, III/V ratio,
temperature and re ctor pressure are given in the corresponding sections.
2.4 The he rostructure field effect t ansistor
The GaN-based HFET is a unipolar semiconductor device. The semiconductor itself is
highly insulating. The channel is formed by the 2DEG. The carrier concentration and
hence the conductivity of the ch nnel is controlled by the gate-induced electric field.
A negative gate bias voltage depletes the channel, a positive gate bias can accumulate
additional electrons in the channel. The typical gate contact is realized as a Schottky
diode, hence, it is not possible to apply high positive gate voltages as they lead to high
forward gate currents. To suppress these gate currents as well as reverse leakage, an
insulated-gate approach can be applied as shown in section 6.3.
The cross section of a typical HFET (without gate insulation) is shown in fig. 2.5a. The
critical dimensions, the gate length (LG), the source gate separation (LSG) and the gate
drain separation (LGD) are indicated in the schematic. The device is typically isolated
by either an ion implantation or, as shown here, by a mesa etch process. To understand
the physical processes in the device, it is reasonable to further subdivide the device in
11
2.4.1. The charge control model
Barrier layer
(pseudomorphic)
tbar
GaN buffer
Substrate
2DEG
tbuffer
DrainSiN Gate
LG
Source SiN
LGDLSG
Mesa
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Figure 2.5: Schematic of a typical GaN-based HFET for the whole device (a) and the intrinsic
gate region (b).
two regions, the access region(s) and the intrinsic region. The access region is defined by
the ohmic contacts, source and drain, and the access channel lengths LSG and LGD. The
intrinsic device is defined as the region below the gate. For the intrinsic device, several
theoretical considerations are relevant and shall be introduced subsequently.
2.4.1 The charge control model
The sheet carrier concentration (nS) in the 2DEG depends on the applied gate voltage
Vgs. The threshold voltage (Vth) is defined as the gate voltage at which nS just has been
depleted. Assuming a depletion mode device, the following theory can be applied to
extract the threshold voltage (Vth). Starting with a one-dimensional approach, Vth can
be expressed by a simple charge control model as proposed by Drummond et al. [30] and
Delagebeaudeuf et al. [31]:
Vth = −q · tbar
ε0 · εr · nS (Vgs = 0) (2.5)
where q is the elementary charge, ε0 and εr are the permittivity of free space and the
relative dielectric constant, respectively. The sheet carrier concentration (nS) can be
derived from equation (2.2). For the case of nS = 0, Vgs equals Vth. It is therefore conve-
nient to introduce an auxiliary quantity Vg,eff which basically constitutes the effective
voltage for the charge control in the channel.
Vg,eff = Vgs + Vth = Vgs +
q · tbar
ε0 · εr · nS (Vgs = 0) (2.6)
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The charge control model is valid only for quasi-static operation, i.e. no RF components
are present in the input signal. Also the horizontal electric fields have to be negligible
compared to the vertical gate-induced electric field. In this case, the heterostructure can
be seen as a simple parallel plate capacitor with the gate length (LG) and the gate width
(WG) being the critical dimensions:
Cgs = ε0 · εr · LG ·WG
tbar
(2.7)
A further limitation to this model is associated with the position of the electron peak
density of the 2DEG which is typically 1-2 nm below the heterostructure interface as
indicated in fig. 2.2b. To derive a more precise description of the threshold voltage and
the gate source capacitance, one has to substitute tbar by tbar + ∆t, where ∆t is the
separation of the 2DEG from the interface. Hence, the actual physical barrier layer
thickness determined from a CV measurement is approximately 1.5 nm thinner than
determined by eq. (2.7). Still, ∆t is constant only for high sheet carrier concentrations
and increases once nS becomes lower. Nevertheless, the charge control model is usually
assumed to be valid even for gate voltages near the threshold voltage. Therefore, Vth is
typically extracted by a linear fit to the nS vs. Vgs or the Id vs. Vgs plot.
2.4.2 Basic model for GaN-based HFETs
Having a closer look at the intrinsic device of the gate length LG, the intrinsic source
and drain contacts are defined as shown in fig. 2.5b. The current gain of the transis-
tor is defined as the intrinsic transconductance gim and depends on the intrinsic gate
voltage V igs:
gim =
∂Id
∂V igs
∣∣∣∣∣
Vds=constant
(2.8)
It can be derived from the extrinsic gate source voltage (Vgs), the drain current and the
source resistance (RS) by the following dependency,
V igs = Vgs −RS · Id (2.9)
where a simple series connection of RS and the intrinsic transistor is assumed and
RS = RC +RSH · LSG
WG
(2.10)
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with RSH and RC being the sheet resistance of the access region and the contact resi-
stance, respectively.
Once a moderate drain-source voltage (Vds) is applied, the electron velocity becomes
position-dependent due to the lateral electric field. With a constant current at each
position, also the sheet carrier concentration becomes position-dependent. Drain current
(Id) and nS can then be expressed by the local potential V (x) in the channel [32]:
Id = qnSµ
δV (x)
δx
(2.11)
nS(x) =
ε0εr
qtbar
·
(
V ig,eff − V (x)
)
(2.12)
When integrating eq. (2.11) with the horizontal electric field (E) being −δV (x)/δx,
one has to be aware of the fact that the electron mobility (µ) is only constant for small
electric fields. For high electric fields, the electron velocity reaches the electron saturation
velocity (νsat). With µ0 being the low-field mobility, a reasonable approximation for the
mobility µ in dependence of the electric field is:
µ = µ0
1
1 + E µ0
νsat
(2.13)
although it does not account for the negative differential velocity observed by Monte
Carlo simulation as shown in fig. 2.6. Nevertheless, with this approximation it is possible
to integrate eq. (2.11) and obtain an equation for the drain current which is known as
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Figure 2.6: Carrier velocity for GCA model and resulting drain current.
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the gradual channel approximation (GCA):
Id = µ0
ε0εr
tbar
· V
i
g,effV
i
ds − 12 (V ids)
2
LG + V ids · µ0νsat
(2.14)
For a given V igs (and therefore V ig,eff ), this equation has a local maximum at a specific
intrinsic drain-source voltage. This point defines the saturation drain current. It can be
shown that the electrons reach saturation velocity at the position x = xsat = LG exactly
for this voltage [32]. With further increasing drain-source voltage, xsat shifts closer to
the source contact while the drain current stays constant. As shown in fig. 2.5b, a drift
region is built up in which the drain voltage has no influence on the carrier velocity
any more. Hence, the gradual channel approximation model is only valid for the on-set
region of the transistors output characteristics and the saturation current is defined by
the maximum of the GCA model:
Id,sat =
ε0εrνsat
2LG
2µ0tbar
√1 + 2µ0Vg,eff i
νsatLG
− 1
2 (2.15)
As indicated in fig. 2.6b, for the saturation region, the drain current is assumed to be
constant and equal to Id,sat. Of course with this assumption, self-heating of the device
is neglected. Still, the derived equation provides a good theoretical model for the drain
current of an HFET.
To compare theory with experiments, eq. (2.15) can be rearranged to only contain
variables which are accessible by experiment. Therefore, another simplification is made;
again, the charge density is assumed to be independent of the drain-source voltage. V ig,eff
is expressed by the charge control equation (2.12), neglecting the position-dependent
potential. One has to be aware of the fact though, that nS in the equation now implicitly
depends on the gate voltage. Nevertheless, a good estimation for the voltage-dependent
sheet carrier concentration can be experimentally derived from CV measurements.
From the resulting equation (2.16), an analytical expression for the maximum intrinsic
transconductance can be derived, for which of course the same boundary conditions
apply.
I id,sat =
ε0εrνsat
2LG
2µ0tbar
(√
1 + 2 µ0qnStbar
ε0εrνsatLG
− 1
)2
(2.16)
gim =
ε0εrνsat
tbar
1− 1√
1 + µ0qnStbar
ε0εrνsatLG
 (2.17)
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The boundary conditions are:
• The expressions are valid only for the intrinsic device.
• Mobility degradation due to self-heating effects is not accounted for.
• The expressions apply only for the point of maximum transconductance.
• The voltage-dependent sheet carrier concentration has to be applied.
• The drain-induced electric field is assumed to only influence the carrier mobility
but not the carrier concentration.
Plotting equations (2.16) and (2.17) as a function of the gate length, upper and lower
limit functions can be identified [32]. These equations are:
For long gates:
I id,sat =
(qnS)2tbar
2ε0εrLG
· µ0 (2.18a)
gim =
qnS
LG
· µ0 (2.18b)
For short gates:
I id,sat = qnS · νsat (2.19a)
gim =
ε0εr
tbar
· νsat (2.19b)
These limits are useful to understand the fundamental dependencies of device pa-
rameters on LG. For long gates, current and transconductance scale with the effective
low-field carrier mobility and the inverse gate length. For short gates, the device cha-
racteristics become independent of LG and µ0. Instead, the electron saturation velocity
(νsat) dominates the drain current due to the increasing drain-induced electric field.
2.4.3 Aspect ratio and short-channel effects
The basic working principle of an HFET is based upon the carrier depletion or the
enhancement of the 2DEG. So far, the carrier concentration has been assumed to be
only dependent on the gate voltage. This assumption can be made as long as the gate
length is significantly larger than the barrier thickness. What happens when the gate
length is reduced and the aspect ratio of LG/tbar decreases can be seen in fig. 2.7. In
this simulation of a standard AlGaN/GaN HFET, the gate length is stepwise reduced
from 500 nm to 50 nm. Details on the simulation tool are given in section 2.5. The gate
contacts are biased with -3 V, which corresponds to the threshold voltage of a long gate
length device, the drain contacts are kept at 10 V. For the 500 nm device, it can be seen
that the carrier concentration below the gate is constant for nearly the whole gate length.
Here, the sheet carrier concentration is defined by the vertical gate-induced electric field
16
2.4.4. Passivation and trap states
LG = 500 nm
LG = 100 nm LG = 50 nm
250 nm
1019 cm-3
1018 cm-3
1017 cm-3
1016 cm-3
1015 cm-3
1014 cm-3
to source to drain
tbar = 20 nm
Carrier density
Vgs =  -3 V
Vds = 10 V
Figure 2.7: Carrier concentration for four identical heterostructures with different gate lengths.
Simulation results for a specific bias point with Vgs below the threshold voltage.
and the charge control model can be applied. With decreasing gate length, the drain
voltage gains more influence. At a specific point, the drain-induced electric field prevails
over the gate-induced field and the carriers are no longer depleted by the gate voltage.
Instead, the drain-induced electric field pulls the carriers literally towards the drain
and a current starts to flow. This effect, known as the short-channel effect and results
in a severely reduced modulation efficiency. As a consequence, the transconductance is
reduced, a negative shift of the threshold voltage can be observed and the sub threshold
current increases in such devices. All theoretical equations from the previous sections
loose their validity in this case.
In summary, the aspect ratio LG/tbar is a good measure to predict the short-channel
effect. Still, the critical aspect ratio at which short-channel effects start to appear also
depends on the device technology. For AlGaN/GaN HFETs, it has been shown that an
aspect ratio of 15 should be maintained, whereas for GaAs HFETs it is even possible
to use an aspect ratio of 9, without running into short channel effects [34]. A detailed
analysis for InAlN/GaN HFETs is given in section 4.2 and the critical ratio for these
devices is derived.
2.4.4 Passivation and trap states
The problem of so called trap states is especially present in wide band gap semiconductor
devices. A trap state is typically a deep acceptor or donor state. The energy levels of
acceptor or donor states which are used for doping are typically only a few meV above
the valence band or below the conduction band, respectively. They easily provide mobile
carriers at room temperature already without any applied electric field. Deep states only
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become occupied when the Fermi level is shifted in the right direction by an electric field.
Nevertheless, assuming a non-DC signal, the electric field changes with time. As the
emission time constant of deep states is quite long, it now happens that the state cannot
follow the applied signal and a charge is literally trapped by the state. These occupied
trap states change the electrostatic potential in the device and can have a severe impact
on the RF characteristics of an HFET.
In GaN-based HFETs, traps can occur at several positions. It has to be distinguished
between the intrinsic device below the gate contact and the access region. For the intrinsic
device, traps can be located in all epitaxial layers and at their interfaces. They are
typically related to impurities in the material, like unintentional carbon impurities, but
can also be induced during device processing. If a deep acceptor is present within the
intrinsic region, it acts as an electron trap and reduces the sheet carrier concentration
of the 2DEG. To visualize the effect of these trap states, pulsed measurements can be
performed in which the emission time constant of the traps is higher than the pulse
length. The quiescent bias point has to be chosen to charge the traps, which in case of
the HFETs is realized by keeping the gate voltage at or below the threshold voltage.
In the access region, additional influence from the surface can occur. The bulk and
interface traps present in the intrinsic device are of course also present in the access
region, but due to the high polarization in the III-nitrides, the surface is very likely to also
possess trap states. These trap states are very sensitive to the ambient conditions, like
humidity and oxygen level. Therefore, the surface is typically passivated by a nonpolar
material like Si3N4. Still, even at the semiconductor - insulator interface and in the
insulator itself, trap states are often present. These traps are known to act as a virtual
gate [35–37]. When a drain bias is applied, these traps in the access region are negatively
charged and reduce nS in the channel. Again, in RF operation, they cannot follow the RF
signal due to their high emission time constant and lead to a reduced drain current. To
visualize the effect of these traps, pulsed measurements from a class B operation point
(see subsequent chapter) can be performed. Still, the reduction in drain current in such
a measurement corresponds to the influence of all trap states in total, the intrinsic bulk
and interface traps, the extrinsic bulk and interface traps and the extrinsic passivation-
related traps.
The device engineer’s goal is of course to keep the trap state density as small as
possible to achieve the best RF performance of the device.
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2.4.5 RF operation
To amplify RF signals, HFET devices can be operated in different circuit topologies.
The most simple circuitry (fig. 2.8a) uses a choke which is assumed to present an infinite
impedance to any RF signal and a series DC blocking capacitor for decoupling of the
signal. The load is assumed to be be a resistor (RL) for the subsequent discussion.
Additionally, a parallel tuned circuit resonant at ω0 = 1/
√
LC can be included to force
only the fundamental current component to flow into the load and to suppress the
harmonics. The drain efficiency (ηDE) of the amplifier is given by
ηDE =
Pout
PDC
· 100% (2.20)
where Pout is the RF output power density delivered to the load and PDC is the applied
DC power. Within this thesis, only the Class AB operation point is relevant. Neverthe-
less, the Class A and B are explained subsequently to get an impression of the upper
and lower limits of the Class AB amplifier. The definition of these operation points is
depicted in fig. 2.8b.
For class A, the quiescent current Iq is kept at Id,max/2. This implies, that the consu-
med DC power PDC is always
PDC =
VDC · Id,max
2 (2.21)
even with no applied RF signal. For a small-signal sinusoidal input, linear amplification is
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(a) Circuit diagram of a Class A or B am-
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Figure 2.8: Circuit diagram and quiescent operation points for Class A, Class B and Class AB
amplifiers.
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achieved and produces a full sinusoidal output current. The so called conduction angle α
indicates the portion of input signal cycle which is transferred to the output. Here, αA
is 360°. When increasing the input amplitude, the output runs into compression as soon
as its amplitude Ids,peak is higher than Id,max/2. It changes to a distorted sine wave with
symmetrical clipping of the negative and positive half-cycles. The fully overmodulated
output signal has a square-wave form with the high level being Id,max and the low level
being zero. The maximum achievable ηDE is 50 %.
For Class B operation, the DC gate bias is kept at the threshold voltage and the
quiescent current Iq is zero as long as no RF signal is applied. Once a small-signal
sinusoidal input is applied, only a half-sinewave output is obtained with Ids,peak again
being the amplitude. The conductions angle αB changes to 180°. The output current
contains a DC component Ids,DC that is a function of the output power. Hence, the
delivered DC power for the Class B amplifier changes to
PDC = VDC · Ids,DC = VDC · Ids,peak
pi
(2.22)
as long as Ids,peak does not exceed Id,max. If the input is increased further, PDC will
saturate eventually due to the clipping that will occur again for the output current. The
saturated PDC is again described by eq. (2.21), although it has to be kept in mind that
VDC is different for the two cases. Here, the maximum achievable ηDE is up to 78.5 %.
However, the drawback to Class B operation compared to Class A is the requirement
of twice the RF input voltage for a given RF output power. Hence, the same transistor
operated in the two different bias points has less gain for the Class B operation compared
to Class A.
A compromise can be found when using Class AB operation. The bias point lies
between Class A and Class B. Compared to the Class B output, the sinusoidal output of
the Class AB amplifier misses not the full negative half-cycle, but only part of it. Hence,
αAB ranges from 180° to 360°, depending on the chosen Iq. Within this thesis a deep
Class AB bias point is chosen, which is close to Class B operation. Hence, the presented
theoretical limits of a Class B amplifier shall be used for the analysis of experimental
results in section 4.2.7.
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2.5 Simulation
Not only analytical models, but also numerical simulation can be used to verify ex-
perimental results. Numerical simulators like the TCAD package from Synopsys [38]
provide the possibility to be effectively applied in the optimization of semiconductor
devices. Simulation not only helps to understand the physical dependencies in a device,
but it severely reduces development costs and improves development efficiency. Todays
numerical simulators have a high level of maturity especially for Si device simulations
due to their intense usage in the Si semiconductor industry. This expertise also helps in
the simulation of GaN-based devices, although one has to mind several particularities
like e.g. the polarization effects.
The general approach for numerical device simulations is based upon the segmentation
of the structure to simulate. At each segment of the resulting grid, at least one equation
is solved. Depending on the complexity of the simulation, the number of equations in-
creases. The available options and equations are extensively introduced and discussed in
the Sentaurus Device User Guide [39]. E.g. to simulate the electrostatic potential profile
in a steady-state condition, first the nonlinear Poisson equation is solved self-consistently
for all grid points. Then, the electron continuity equation is included and is solved fully
coupled to the Poisson equation. The results are further refined by stepwise including the
hole continuity equation and the carrier temperature equations. Of course, with increa-
sing number of equations, the computational effort also increases. Is is therefore sensible
to narrow the equations down to the essential and relevant ones, without loosing too
much of precision. As GaN-based HFETs are unipolar devices, it is convenient to only
include the electron temperature equation but not the hole temperature equation.
Within this thesis, numerical simulation is mainly used to solve one-dimensional pro-
blems. From the electrostatic potential, the conduction band profile and the carrier
density profile are extracted. The applied equations are the above mentioned. To in-
ternally solve the continuity equations, a hydrodynamic model has been applied, in
which electrons and lattice can have different temperatures. Additionally, a density gra-
dient transport model has been included, to account for quantum effects in the electron
confinement [40]. For the band gap and the polarization of all investigated structures,
analytical expressions and bowing parameters were implemented, which are summarized
in section 3.1.
Overall, in this thesis, simulation is used to predict or verify the trends observed
in the experiments and to provide information on the main effects dominating device
performance.
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3 New challenges for HFET devices
The III-nitride transistor market is expected to develop rapidly in the coming years
[41]. Especially in the power electronics market, GaN-based devices will benefit from
their higher breakdown voltage, operation frequency and the possibility to operate at
elevated temperatures compared to Si devices. The theoretical breakdown voltage (VBR)
for different semiconductors at a given on-resistance (RON) predicts that GaN devices
can easily outperform Si and SiC devices as shown in fig. 1.1. Nevertheless, transistor
devices for switching-mode power amplifiers have to meet certain specifications which are
different to those for RF amplifiers. The GaN device community, which historically was
mainly driven by the military interest in radar and sensing applications, slowly starts to
learn how to deal with these new demands. Dependant on the specific application, some
of the new aspects are:
• Device geometries have to be optimized for high breakdown voltages. The demand
for high VBR typically implies a trade-off regarding RON . E. g. an increase in gate
drain separation results in an increase for both, VBR and RON . Intelligent optimiza-
tion of field plate structures can increase VBR [42, 43]. Especially for heteroepitaxial
approaches on foreign substrates also the epitaxial layer thickness has a significant
impact on the achievable VBR [44–46]. Further investigations on this topic are still
ongoing in the community.
• Vertical device geometries are preferred for switching-mode amplifiers. On the one
hand, it is easier to separate high voltage potentials from the ground potential, as
they can be placed on the opposing wafer side. On the other hand, such a geometry
is beneficial for heat extraction, as the devices can be cooled directly from the top
and backside through the contacts themselves.
• Finally, devices are required to operate in enhancement mode (e-mode). This re-
quirement has basically two origins. First, an e-mode device enhances the security
in case of a circuit or driver failure, as the channel is turned off once the gate
potential floats or drops to zero. Second, the design of the gate driver becomes
more simple, as it is not necessary to provide a negative supply voltage for device
turn-off [47].
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In a final device for a specific application, these and other demands have to be considered.
For most of the challenges, different solutions have already been proposed. Still, the
majority of these proposals are based on the combination of binary and ternary nitrides
and more or less complex processing approaches.
A new approach is the systematic application of quaternary aluminum indium gallium
nitride (AlInGaN) layers in HFET devices [48–55]. With AlInGaN, it is even possible
to realize e-mode HFETs without using the commonly applied concepts by applying
a polarization-matched barrier layer. Quaternary nitrides have already been modestly
investigated for optoelectronic device concepts [56, 57]. Still, their growth is challenging
and the material-inherent properties and trustworthy bowing parameters have been pu-
blished only very recently [58]. Nevertheless, comprehensive investigations on quaternary
nitride HFET devices are still missing.
Several experimental series on this topic are presented in chapter 6. They are mo-
tivated by the following two aspects. First, the question of identifying general trends
for device characteristics when using quaternary barrier layers with different compo-
sitions is adressed. Therefore, the theoretical background on the polarization and the
resulting interface charges of AlInGaN/GaN heterostructures is given subsequently. Ex-
perimental results presented in section 6.1 and 6.2 are taken to verify theory. Secondly,
in section 6.3, the gained knowledge is applied to actively design an enhancement mode
(e-mode) HFET. Therefore, the new concept of polarization engineering is introduced
and applied in the realization of an e-mode device. Finally, polarization engineering is
also applied to optimize the parasitic series resistance of the developed e-mode device
(section 6.4).
3.1 Basic considerations on AlInGaN/GaN heterostructures
Assuming a simple heterostructure consisting of a thick GaN buffer and a quaternary
barrier layer, the interface charge (σint) only depends on the composition of the barrier
layer material. In fig. 3.1, quaternary maps of different material parameters are shown,
which are relevant for the calculation of σint. In all diagrams, the contour lines repre-
sent a constant parameter. The contour line corresponding to the parameter of GaN is
highlighted.
Fig. 3.1a shows the lattice parameter a which was calculated by Vegard’s law [12, 59]:
aAlInGaN = aAlN · x+ aInN · y + aGaN · z (3.1)
From this plot, all quaternary compositions lattice-matched to GaN can easily be ex-
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relaxed GaN buffer, from eq. (3.4).
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Figure 3.1: Quaternary maps for different material parameters of AlxInyGazN with x+ y+ z = 1.
tracted, having the InAlN with 83 % of Al (x = 0.83) as limit. For the heterostructure
assumed, all compositions with a smaller lattice constant result in a tensile strained
barrier layer and all compositions with a bigger lattice constant result in a compessi-
vely strained layer. Nevertheless, there are natural limits given for the growth of such
heterostructures due to the strain. High tensile strain in the layer leads to relaxation,
cracks and defects and the growth of compressively strained layers is even more challen-
ging. Still, systematic investigations on the strain-related limits in composition are rare
[60]. For the discussed heterostructures here, the compositions lie well within the limits
and all barrier layers have been demonstrated to be pseudomorphic by HRXRD. The
subsequently discussed calculations are theoretical considerations which are valid within
these boundaries of pseudomorphic growth, hence, for all investigated heterostructures
in this thesis.
The spontaneous polarization (Psp) (fig. 3.1b) is calculated by a bowing approach
PAlInGaNsp = PAlNsp · x+ P InNsp · y + PGaNsp · z
+ bAlGaNsp · x · z
+ bAlInNsp · x · y
+ bInGaNsp · y · z
(3.2)
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with the bowing parameters bsp given in table 3.1. It can be seen, that |Psp| is significantly
higher for Al-rich compositions. E. g. lattice-matched In0.17Al0.83N has a significantly
higher absolute Psp compared to Al0.3Ga0.7N. Still, the final σint directly depends on the
total polarization (Ptot), which is the sum of Psp and the piezoelectric polarization (Ppz):
σint = PGaNtot − PAlInGaNtot (3.3)
PAlInGaNtot = PAlInGaNpz + PAlInGaNsp (3.4)
For Ppz on the other hand, the in-plane strain (η) is important, which is calculated by
ηq =
y · (aGaN − aInN) + x · (aGaN − aAlN)
y · aInN + x · aAlN + z · aGaN (3.5)
for the pseudomorphic, fully strained case of a quaternary barrier layer. Ppz is the sum
of the weighted piezoelectric polarization of each binary material:
PAlInGaNpz = PAlNpz · x+ P InNpz · y + PGaNpz · z (3.6)
where the single contributions are given by:
PAlNpz =
−1.808 · ηq + 5.624 · η
2
q for ηq ≤ 0
−1.808 · ηq − 7.888 · η2q for ηq ≥ 0
(3.7)
P InNpz = −1.373 · ηq + 7.559 · η2q (3.8)
PGaNpz = −0.918 · ηq + 9.541 · η2q (3.9)
The resulting Ptot is presented in fig. 3.1c.
Finally, fig. 3.1d shows the band gap (Eg). It was calculated by a bowing approach
with additional weighting factors in the bowing terms as proposed in [57]:
EAlInGaNg = EAlNg · x+ EInNg · y + EGaNg · z
− bAlGaNg · x · z · (1− y)
− bAlInNg · x · y · (1− z)
− bInGaNg · y · z · (1− x)
(3.10)
The highlighted contour line corresponds to the band gap of GaN. For a classical HFET,
Eg of the barrier has to be higher than this value. Hence, when using GaN as buffer and
channel material, the EGaNg contour line refers to the lower limit for the applicable barrier
material compositions.
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bAlGaN bAlInN bInGaN
bg for the band gap 1 3 2.4
bsp for Psp 0.0191 0.0709 0.0378
Table 3.1: Bowing parameters for the band gap and the spontaneous polarization.
The equations (3.1 - 3.10) and the parameters from tables 1.1, 2.1 and 3.1 have been
compiled from several publications (Schubert and Lee [57, 61, 62], Ambacher [12, 20,
63, 64], Bernardini and Fiorentini [65–70], Schley [71], Lähnemann [72]). These formulas
and parameters are used for all simulations within this thesis.
When dealing with thin quaternary nitride layers and their application in GaN-based
heterostructures for HFETs, the additional degree of freedom compared to ternary ni-
trides makes the extraction of a precise composition from experiment more challenging.
For ternaries, it is convenient to take HRXRD reciprocal space maps and determine
the lattice constants a and c. The lattice constants are uniquely connected to a specific
ternary composition which can be identified by applying a simple Vegard’s law [59] once
the lattice constants have been measured. At the same time, the strain state of the layer
is found and can be translated into the piezoelectric polarization of the layer [12, 73].
For the quaternaries, the HRXRD scans alone are not sufficient to determine the
composition. Depending on the in-plane strain (η) state, different quaternary nitrides
can have the same lattice constants. Only for relaxed AlInGaN, the composition can
be extracted from the constants a and c. For heterostructures, this is usually not the
case due to the pseudomorphic growth of the layers. Instead, rutherford backscattering
spectrometry (RBS) measurements have to be performed to determine the chemical
composition. For RBS, the investigated material has to have at least a thickness of
30-40 nm to obtain enough intensity during the measurement. For thinner layers, as
applied in typical heterostructures, it is therefore necessary to grow thick reference layers
and to determine their composition. The gathered information is then used to simulate
HRXRD scans for the thin barrier layer. By this approach, quite accurate information
can be collected for the thickness, in-plane strain and composition of the investigated
heterostructure.
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3.2 Polarization engineering with AlInGaN
With these theoretical considerations, it is now possible to design and engineer HFET
devices for specific applications having an additional degree of freedom available. The
band gap and the total polarization have no longer a direct dependency in the quater-
naries. This paves the way for the polarization engineering approach. The idea is the
following: For a simple heterostructure as it is commonly used for HFET devices, the
spatial conduction band minimum profile is defined by the band gap of the barrier and
by its total polarization, hence σint (see section 2.2). In the appropriate quaternary com-
position region, σint and the conduction band offset can be set independently. This allows
to use σint for the adjustment of the induced nS, additionally to the commonly relevant
parameters. One new opportunity with this approach are the polarization-matched com-
positions to the underlying GaN. They will result in a heterostructure without any σint
but still having a band gap offset between barrier and buffer layer.
This principle of polarization engineering has already been applied in the design of
capping layers for AlGaN/GaN HFETs [74]. The typically applied GaN capping layer
was substituted by a quaternary nitride capping layer which was polarization-matched
and lattice-matched to the underlying AlGaN barrier at the same time. It has been
shown that this approach is capable of reducing the contact resistance to one third of its
original value. Origin of this improvement is the reduction of the potential barrier for the
electrons at the GaN cap/AlGaN interface. Since the quaternary cap was polarization-
matched and no interface charges remained, the EC profile approached the flat-band-like
case, leading to a reduced contact resistance.
The new idea presented here is the utilization of polarization engineering for the
realization of e-mode devices. This can be achieved by reducing the polarization in the
barrier layer and maintaining a sufficiently high conduction band offset [54]. To determine
an appropriate composition for the barrier layer, it is helpful to plot the total polarization
(Ptot) as a contour in an Eg vs. a lattice constant diagram (fig. 3.2a). Here, the contour
line for GaN polarization-matched compositions is highlighted, i. e. heterostructures
with these compositions will not have any interface charge. Also, the a lattice constant
of GaN is marked to indicate all quaternary compositions lattice-matched to GaN. Of
course, in the final heterostructure, the actual lattice constant will be determined by the
underlying GaN even for the non-lattice-matched compositions. Hence, the difference of
aGaN and aquaternary for the relaxed material is a measure for the strain which will be
present in the heterostructure. This implies for the diagram that all compositions with
higher a lattice constant than aGaN will result in compressively strained barrier layers
and all compositions with smaller a lattice constant will result in tensile strained layers.
28
3.2. Polarization engineering with AlInGaN
0 . 3 1 0 . 3 2 0 . 3 3 0 . 3 4 0 . 3 5
1
2
3
4
5
6
	


 i n t 
Ban
dga
p E
g (e
V)

a 
- 1 0
0
1 0


(a) Band gap Eg of the barrier and σint of the
heterostructure for all quaternary composi-
tions.
0 . 3 1 5 0 . 3 2 0 0 . 3 2 5
3 . 5
4 . 0
4 . 5
 i n t 
Ban
dga
p E
g (e
V)
a 
- 1 0
0
1 0
	


(b) Band gap Eg and σint of the barrier layer
compositions for the investigated sample se-
ries.
Figure 3.2: Band gap Eg for different quaternary compositions plotted over the a lattice constant
for relaxed material. The contour lines represent the total polarization for a pseudo-
morphically grown barrier layer.
Another natural limit for the application as barrier layer in an HFET is of course given
by the band gap (Eg) of GaN. Once Eg of the quaternary layer drops below EgGaN , the
layer would not be able to provide an appropriate potential barrier and carriers would
accumulate in the quaternary material.
Hence, in fig. 3.2b, the Eg vs. a diagram is magnified to the region of interest. All
barrier layer compositions which are investigated in this thesis are indicated in the figure.
Lattice-matched (LM) InAlN/GaN HFETs (samples A - E) are discussed in section 4.2
to investigate the gate-length scaling effects and the RF characteristics, as motivated
earlier.
In the subsequent sections, the basic trends in HFET devices with different quaternary
barriers are investigated and compared to the theoretical predictions. In section 6.1,
quaternary barrier layers lattice-matched to GaN are demonstrated, which have material
compositions close to LM InAlN (samples Fq - Hq). The increase in Ga content within this
series successfully shifts the threshold voltage to higher values. In a second quaternary
series, discussed in section 6.2, the Ga/In ratio is kept constant and the Al content
is reduced (samples Kq - Nq). Hereby, an enhancement mode HFET is realized and
the previously observed trends and theory are confirmed. Finally, this e-mode device is
further optimized by introducing a gate dielectric (sec. 6.3) and by the development of
a capping layer to reduce the parasitic series resistance (sec. 6.4, devices Xq - Zq).
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4 Heterostructure field effect transistors for radio
frequency applications
Since the first demonstration of a GaN-based heterostructure field-effect transistor (HFET)
in 1993 by Asif M. Khan [17], research activities were mainly focused on pushing the
RF capabilities of the devices as this was their most outstanding characteristic. Only
very recently, other device characteristics like the breakdown voltage or the on-resistance
have moved into the focus of research due to an increasing interest in efficient power con-
version. Nevertheless, for radar, near-field periphery detection and of course for mobile
and satellite communication, the RF capabilities of GaN-based HFETs are still highly
demanded.
4.1 State of the art RF devices
Originally, in GaN-based HFETs, an AlGaN barrier layer was applied [17] and for long,
this approach has been continuously improved and optimized. Nowadays, AlGaN/GaN-
based HFETs are commercially available from numerous vendors [75–80]. They can reach
current gain cut-off frequencies far beyond 100 GHz [81, 82] and power-added efficien-
cies of up to 60 % at 4 GHz [83]. Nevertheless, the next generation of GaN-based RF
transistors is likely to be realized by InAlN/GaN HFETs due to several reasons. InAlN
barrier layers can be grown lattice-matched to GaN, they have a significantly higher
spontaneous polarization and their minimum critical thickness to induce a 2DEG is
much smaller. These advantages are explained subsequently.
The high 2DEG density in AlGaN/GaN HEMTs originates from the spontaneous and
the piezoelectric polarization of the pseudomorphically grown barrier layer [12, 20, 63,
64]. Due to the different a lattice constants of relaxed AlGaN and GaN, the barrier
layer is typically tensile strained. Although this strain is responsible for the piezoelectric
polarization component and helps to increase the 2DEG density in the first place, it
can also be blamed for non-ideal performance and reliability issues in HFET devices.
It has been shown that the inverse piezoelectric effect, which occurs for high electric
fields especially at the drain-side gate edge, results in trap formation or even mechanical
degradation and the formation of pits and V-defects [84–88]. The tensile strain in the
AlGaN layer is believed to enhance this effect. Here, lattice-matched InAlN can display
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its advantage of being strain-free. Due to the fact of being strain-free in the unbiased
condition, the total amount of strain during operation is smaller. Hence, by applying
lattice-matched InAlN barrier layers, it is possible to mitigate the degradation due to
the inverse piezoelectric effect and to improve the reliability of the device.
Additionally, lattice-matched InAlN has a significantly higher spontaneous polarizati-
on. Although it lacks the piezoelectric component, the total polarization is even higher
compared to a typical AlGaN barrier which results in a higher sheet carrier concentrati-
on. Higher nS on the other side has a positive impact on the sheet resistance and helps
to reduce the parasitic series resistance.
Finally, the higher total polarization also enables the fabrication of HFETs with much
thinner barrier layers compared to the AlGaN/GaN case. As explained in section 2.4.3,
with a thinner barrier, downscaling of the device geometry becomes easier while maintai-
ning a critical aspect ratio LG/tbar. Hence, InAlN/GaN devices are capable of achieving
higher fT than their AlGaN counterparts, as it is possible to further reduce the gate
length.
For comparison and as a proof that the gate length (LG) is one of the most critical
parameters in an HFET device, a few examples taken from literature are summarized in
tab. 4.1. The devices are categorized by their barrier layer material and their gate length
is given. In general, an increase in the current gain cut-off frequency (fT ) can be obser-
ved with decreasing gate length, which is in good agreement with the proportionality
fT ∝ νsatLG [103]. The same trend accounts for the transconductance (gm), although the
gate length dependence is quite complex, as shown in section 2.4.2. It seems like downs-
caling the gate length is the method of choice to improve fT and gm. Still, natural limits
are given to this approach, as a specific aspect ratio has to be maintained to prevent
the short-channel effect. From this point of view, the barrier layer should be as thin as
possible and the AlN/GaN HFET would be the perfect choice, as it has the highest total
polarization. But the fT · LG product indicates an opposing trend. Within one barrier
layer material technology, the product stays constant and only drops for very short gate
lengths, at which short-channel effects are likely. For different barrier layer materials, the
product decreases with higher Ptot. The highest fT achieved with AlN as barrier layer is
even lower compared to the best InAlN barrier layer devices. This observation might be
originated in a less mature technology. Additionally, the previously described problem of
having a tensile strained barrier layer reappears and might hinder the AlN/GaN HFET
to outperform the InAlN/GaN HFET up till now. Also, the AlN/GaN HFET is expected
to have the same reliability issues as the AlGaN/GaN HFET due to the tensile strained
barrier layer. Therefore, subsequently, InAlN/GaN HFETs are investigated, as they have
both advantages on their side, a high total polarization and reduced in-plane strain in
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Barrier LG
(nm)
tbar
(nm)
gm
(mS/mm)
Id,max
(A/mm)
fT
(GHz)
fT · LG
(GHz µm)
Ref.
AlGaN 550 na na >1.2 35 19.2 [83]
AlGaN 500 25 na na 26.2 13.1 [89]
AlGaN 160 25 450 1.4 130 20.8 [82]
AlGaN 160 34 450 1.2 130 20.8 [82]
AlGaN 30 8 402 1.49 181 5.4 [81]
InAlN 100 10 480 1.84 144 14.4 [90]
InAlN 80 11 432 2.11 104 8.3 [91]
InAlN 80 8 415 1.43 143 11.4 [92]
InAlN 65 6 539 1.49 210 13.7 [93]
InAlN 65 6 592 2.05 195 12.7 [93]
InAlN 55 11 575 2.3 205 11.3 [94]
InAlN 30 8.4 529 na 300 9 [95]
InAlN 30 5.5 467 1.57 245 7.4 [96]
AlN na 3.5 480 2.3 52 na [97]
AlN 200 6 390 2.03 52 10.4 [98]
AlN 180 3.5 500 1.25 57 10.3 [99]
AlN 100 6 530 1.74 103 10.3 [100]
AlN 80 3.5 475 1.25 101 8.1 [99]
AlN 80 2 700 0.92 112 9 [101]
AlN 40 3.5 723 1.61 220 8.8 [102]
Table 4.1: Recent developments in nitride HFET devices and state of the art performance values.
the barrier.
Of course, the actual dependencies are much more complex than given by this brief
introduction. A change of the barrier layer thickness and/or in the barrier layer compo-
sition and its polarization will not only effect the carrier concentration in the channel,
but also the carrier mobility [104–109], the saturation velocity [110] and by this even
the current density in the device itself. Even when the current is unchanged, different
RF responses may appear due to altered capacitances or transconductances. Still, the
design of the barrier layer is only one of the relevant parameters. Several other important
factors have to be considered. The device geometry, parasitic influences like intrinsic or
extrinsic trap states [111], the presence of field plates, just to mention a few of them.
By a systematic investigation on InAlN/GaN HFETs as the most promising candidates
for next-generation GaN-based RF devices, a comprehensive picture of these complex
parameter dependencies is developed. The intrinsic device and transport properties are
derived and correlated to the electrical DC and RF characteristics. The experimental
results are analyzed with respect to the predictions from the analytical model. Special
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attention is given to the gate length scaling, as it is expected to have a severe impact
on the device performance. The critical aspect ratio at which short-channel effects start
to appear is determined and an analytical expression to predict the current gain cut-
off frequency is derived. Also the presence of trap states is investigated by pulsed IV
measurements to gain a thorough and comprehensive picture from the physical processes
in the device.
4.2 InAlN/GaN heterostructure field effect transistors
In this section, the complex relations between the numerous parameters of HFETs and
their physical dependencies is investigated. A detailed analysis of InAlN/GaN HFETs is
presented. The theoretical models introduced in section 2.2 and 2.4 are applied to inter-
pret the physical processes present in the devices. The discussed HFETs were fabricated
at the GaN device technology lab at the RWTH Aachen in close cooperation with the
IEMN in Lille [112–117]. Step by step, the following chapters develop a picture for the
relations between the most important device parameters. Starting with details on the
epitaxial material, the heterostructure is introduced and electrically characterized. Sub-
sequently, DC characteristics of the transistors are presented and analyzed with respect
to the gate length. Furthermore, RF characteristics, pulsed IV measurements and micro-
wave power measurements are discussed and special attention is given to scaling effects.
This order is chosen on purpose as results from one section are often important for the
analysis in the subsequent section. By this approach, the reader gains a comprehensive
picture of the key aspects for RF amplifying HFETs, their limits and their capabilities.
4.2.1 Epitaxial structure
All devices investigated in the this chapter were fabricated from the same epitaxial
structure. The layer structure was grown on c-plane sapphire in an AIXTRON 3×2“ CCS
metal-organic chemical vapor deposition (MOCVD) reactor using standard precursors.
After a 500 nm AlN seeding layer, a 400 nm AlGaN layer was grown for strain reduction.
Subsequently, 3.5 µm GaN were deposited. The heterostructure is formed by a 1 nm
AlN spike layer and an 8.3 nm InAl(Ga)N barrier layer. The spike layer is introduced
to improve the electron mobility. Unintentional Ga incorporation in the InAlN barrier
was found to be 17 %. This impurity stems from memory effects in the MOCVD reactor
and has been reported before [118]. It is discussed in detail in section 5.1. Nevertheless,
subsequently, the barrier layer is referred to as InAlN, since the main focus in this
chapter is on the device characteristic dependencies on gate length. This simplification
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is convenient because the original motivation of having a higher total polarization as
compared to AlGaN and of having a strain-free barrier layer is not affected. Still, Ga
leads to a reduction in the band gap and the total polarization of the barrier as compared
to pure InAlN layers. Hence, all analyses and simulations in this chapter account for this
effect, even though it is subsequently not explicitely stated again.
4.2.2 Device fabrication
HFETs with different geometries and in particular with different gate lengths LG (75 nm,
225 nm, 500 nm, 1 µm and 2 µm) have been processed from the epitaxial material.
A schematic cross section of the epitaxial layers and the device geometry is given in
figure 4.1. The processing was carried out in a clean room environment using optical
lithography as the main patterning tool. Only for the gates, electron-beam (e-beam)
lithography has been used, where for the short gate length devices with LG ≤ 0.225 µm
a tri-layer resist has been applied to form T-shaped gates. Devices A - C have been
processed with a standard double-layer resist.
3.5 µm GaN
1 nm AlN
8.3 nm InAlGaN
DrainSiN Gate
LG
Source SiN
LGDLSG
400 nm AlGaN
500 nm AlN
Sapphire substrate
Figure 4.1: Schematic cross section of the epitaxial structure and principle device geometry with
120 nm SiN for passivation.
Apart from this, processing followed the well established baseline process, which has
been developed at the RWTH Aachen GaN lab [119]. Ohmic contact processing starts
with the deposition of Ti/Al/Ni/Au (15/100/40/50 nm) by e-beam evaporation followed
by a standard lift-off process. Subsequent rapid thermal annealing (RTA) ensures the
ohmic characteristic of the contacts. The temperature and the annealing time have been
optimized for the InAlN/GaN HFETs and best results were obtained with 825 °C and
30 s, respectively [120]. The physical processes during annealing are believed to be similar
to AlGaN/GaN heterostructures. Firstly, the formation of N vacancies leads to a local
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Device ID LG (µm) LSG (µm) LG/tbar RS (Ωmm)
A 2 1 241 0.99
B 1 1.5 120 1.09
C 0.5 1.5 60 1.09
D 0.225 0.76 27 0.73
E 0.075 0.84 9 0.75
Table 4.2: Design parameter of the investigated devices with series resistance RS
n-doping of the semiconductor [121–123] and secondly, a Ti-Al inter-metallic phase is
built [124, 125], which is known to have a very low work function and to reduce the
potential barrier.
Device isolation has been realized either by an optimized BCl3- and Ar-based plasma
mesa etch process [126] for the LG ≥ 0.5 µm devices or by N2 ion implantation for
LG ≤ 0.225 µm. The gate metal stack was formed by e-beam evaporation of Ni and
Au with 50 nm and 200 nm, respectively. Finally, 120 nm of silicon nitride (SiN) has
been deposited by plasma enhanced chemical vapor deposition (PECVD) to passivate
the devices.
The critical device geometries are given in table 4.2 together with the parasitic source
resistance RS which has been extracted from transfer length method (TLM) measure-
ment results and eq. (2.10).
4.2.3 Electrical properties of the heterostructure
In this subsection, a thorough look is taken at the fundamental electrical properties of the
heterostructure. A quite comprehensive insight into the electrical structure of the hete-
rostructure can be gained by capacitance voltage (CV) measurements [127]. Figure 4.2a
shows the CV measurement of a circular area Schottky diode with 100 µm diameter at
measurement frequencies of 400 kHz, 700 kHz and 1 MHz. The results are presented
for both sweep directions, increasing and decreasing bias voltage. The oscillation volta-
ge swing was 50 mV. All curves are congruent with each other. Neither any hysteresis
with sweep direction, nor any difference with oscillation frequency can be observed. This
indicates already a very high material and metal-semiconductor interface quality and
especially only negligible amount of trap states below the Schottky contact. An abrupt
change in capacitance is observed at around -3 V. Below this point, the 2DEG channel is
completely depleted. Above this point, electrons are accumulated at the heterostructure
interface. Hence, this value approximately corresponds to the threshold voltage of the
HFETs. The slight increase in capacitance with higher voltages has the following reason:
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With increasing carrier concentration, the centroid of the electron density peak moves
closer to the heterointerface due to a better confinement of the carriers. This corresponds
to a decrease in plate separation, when applying a simple parallel plate capacitor model
with the Schottky metal and the 2DEG defining the plates.
Knowing the structure to be completely depleted at -4 V, the integral of the capa-
citance constitutes the voltage dependent sheet carrier concentration (nS). Figure 4.2b
shows nS below the Schottky contact for different bias voltages. That the heterostruc-
ture approximately reacts like a simple parallel plate capacitor can be seen by the linear
dependency of nS on the voltage. From the C(0 V) value, the plate separation can be
estimated to be 12.7 nm and depicts the position of the centroid of the electron den-
sity peak in the channel relative to the Schottky interface. From high-resolution X-ray
diffraction (HRXRD) measurements, the barrier thickness (tbar) is known to be 8.3 nm.
Additionally, a spike layer of 1 nm thickness is present at the interface and the electron
peak density is typically 1-2 nm below the interface, depending on the sheet carrier con-
centration [128]. Adding up these values, one would expect the carriers to be confined
11.3 nm below the surface. The CV result of 12.7 nm is well comparable and the devia-
tion is possibly due to systematic errors in either the CV or the HRXRD measurements
or both.
Furthermore, for unipolar semiconductor structures, a depth profile for the volume
carrier concentration (N) can be derived from the CV measurement [127]. The depen-
- 4 - 3 - 2 - 1 0 10 . 0
0 . 1
0 . 2
0 . 3
0 . 4
0 . 5
0 . 6
0 . 7
0 . 8
 f m e a s  =  1 0 0 0  k H z ;  V  i n c r e a s i n g f m e a s  =  1 0 0 0  k H z ;  V  d e c r e a s i n g f m e a s  =  7 0 0  k H z ;  V  i n c r e a s i n g f m e a s  =  7 0 0  k H z ;  V  d e c r e a s i n g f m e a s  =  4 0 0  k H z ;  V  i n c r e a s i n g f m e a s  =  4 0 0  k H z ;  V  d e c r e a s i n g

 

	
	

C

	
 
V o l t a g e  ( V )
(a) CV measurement of a Schottky diode.
- 3 - 2 - 1 0 10 . 0
0 . 3
0 . 6
0 . 9
1 . 2
1 . 5
1 . 8
 S h e e t  c a r r i e r  d e n s i t y   C a r r i e r  l o w  f i e l d  m o b i l i t y  0 H a l l  m o b i l i t y   ( p a s s i v a t e d )She
et c
arri
er d
ens
ity 
 (1
013 /
cm2
)
V o l t a g e  ( V )
0
5 0 0
1 0 0 0
1 5 0 0
2 0 0 0
2 5 0 0
3 0 0 0
Low
 fiel
d m
obil
ity 
0 (c
m2 /
Vs)
(b) Sheet carrier concentration extracted from
the integration of the CV measurement. Also
shown is the low-field mobility extracted from
Fat-FET measurements.
Figure 4.2: Results from CV and Fat-FET measurements.
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dencies are given by formula (4.1) and (4.2), where A is the area of the diode.
N(x) = 2
qεrε0A2
d 1
C2
dV
(4.1)
x = εrε0A
C
(4.2)
The carrier concentration profile for the sample is presented in figure 4.3 with two dif-
ferent magnifications on the x-axis. Again, the electron peak density is found to be
12.7 nm below the surface which is in good agreement with the expectations. The back-
ground carrier concentration in the GaN buffer is found to be below 1014 cm−3. It has
to be stated though that the precision of the extracted carrier profile suffers from the
increasing Debye length (λD) with decreasing electron density. The Debye length is a
measure of the distance over which a charge imbalance is neutralized by electron diffusi-
on in steady state conditions [127]. λD exceeds 10 nm already for carrier densities below
1017 cm−3 (eq. (4.3)). Nevertheless, from the extracted profile it can be concluded, that
the background carrier concentration in the GaN buffer is well below 1014 cm−3.
λD =
√
kTεrε0
qN
(4.3)
Subsequently, the electrical properties of the heterostructure are investigated by Hall
and van-der-Pauw measurements [127].
The Hall structure in van-der-Pauw geometry was passivated with 120 nm SiN. In con-
sequence, the obtained results correspond to the drain and source access regions present
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Figure 4.3: Carrier concentration profile below the Schottky diode extracted from CV measure-
ments by equation (4.1) and (4.2) shown for two different depth magnifications.
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in the final HFET devices. The median value for nS of more than 10 Hall measurements
was 1.8 · 1013/cm2 with a standard deviation of only 0.16 · 1013/cm2. The Hall effect
mobility µ0 was 1910 ± 91 cm2/Vs, which is among the highest reported values for In-
AlN HFET devices. The simulated band diagram for this case is presented in figure 4.4
together with the simulated carrier concentration. Here, x = 0 corresponds to the SiN -
semiconductor interface. The surface potential of SiN is calculated self-consistently with
reflective (or ideal Neumann) boundary conditions for the semiconductor - insulator in-
terface and taking GaN as the intrinsic reference semiconductor [39]. For comparison, the
measured carrier concentration from CV characterization is also shown. The integration
of N from the simulation yields a sheet carrier concentration of 1.9 · 1013/cm2. Com-
paring the numbers, the simulation and experimental results are almost identical. Also
the carrier concentration profiles are in good agreement. Hence the simulated structure
reflects the experiments very well.
The effective low-field carrier mobility (µ0) has been extracted from the transfer cha-
racteristics of a Fat-FET, a field effect transistor with a very long gate, here 100 µm.
Measuring the drain current at a very low drain voltage (100 mV) allows to calculate
the specific channel conductivity (gch) by a simple ohmic approach (equation (4.4)) in
which nS is the sheet carrier concentration derived from CV measurements [129].
gch = qnSµ0 (4.4)
The extracted µ0 for different gate voltages is presented in figure 4.2b. A decrease in
mobility is observed with higher sheet carrier densities nS. This well known effect stems
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Figure 4.4: Conduction band minimum (EC) and carrier concentration (N) profile from simula-
tion together with extracted N from CV measurement shown for two different depth
magnifications.
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from the higher interface scattering for increased nS, as the carrier concentration peak
moves closer to the heterostructure interface [104–109]. For 0 V gate voltage, µ0 very
well matches the extracted Hall mobility of 1910 cm2/Vs. For reasons of simplicity, the
effective low-field carrier mobility (µ0) is assumed to be 2000 cm2/Vs and constant for
all subsequent calculations.
4.2.4 The effect of gate length variation on DC performance
To investigate the intrinsic device dependencies in InAlN/GaN HFETs, devices with
varying gate length have been processed and characterized. As discussed in section 2.4.3,
the gate length (LG) is expected to have a significant impact on transconductance and
on RF characteristics of the device. As the experiments are performed on the same
epitaxial wafer, LG directly defines the aspect ratio LG/tbar and therefore has a crucial
influence on the DC and RF characteristics. It is known that short-channel effects occur
once the aspect ratio falls below a critical value [34]. This effect can be observed best
in the DC characteristics of the devices. Hence, subsequently, the DC characteristics of
the devices are analyzed with respect to LG. Afterwards, a close look is taken on the RF
characteristics and the intrinsic device properties (section 4.2.5). Detailed information
on the carrier transport mechanisms is obtained and an analytical expression for the
current gain cut-off frequency is developed.
DC output characteristics of several devices were measured. Results are presented in
fig. 4.5a for the 0.5 µm, 1 µm and 2 µm gate length device. A typical shape of the single
branches for each gate voltage is observed. In the saturation region, the drain current
stays constant with increasing drain-source voltage (Vds) for low current densities and
decreases for high current densities. The latter effect originates from the self-heating of
the device and can be observed in all HFET devices [130]. With increasing Vds, more
power is dissipated in the device, leads to a local increase in temperature and, as a
result, to lower carrier mobility. Possible ways to reduce this effect are to improve the
heat dissipation either by using a well thermally conducting substrate, e.g. SiC, or by
applying other active or passive cooling mechanisms.
For device C, even a slight increase of Id with increasing drain-source voltage (Vds) can
be observed for low current densities. This is already a first indication of short-channel
effects as will be discussed in the following paragraphs.
From the transfer characteristics of each investigated device at different drain biasing
conditions (Fig. 4.6), the increase in self heating can also be observed. With higher Vds,
it can be seen in the lower ID,sat value at e.g. Vgs = 0 V, in the decreased maximum
transconductance (gm,max) and even in the decreased linearity of Id/Vgs.
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Figure 4.5: Output characteristics of the devices A, B and C (a), and extracted threshold voltages
Vth (b).
Taking the gate length itself into account, several trends can be observed. As expected,
the threshold voltage (Vth) is constant for the long gate length devices A, B and C. Vth
is extracted from the linear extrapolation of the measured transfer characteristics and is
depicted in fig. 4.5b. Only for LG ≤ 0.225 µm, it shifts towards smaller values. This effect
is significantly more pronounced when higher Vds values are applied due to the larger
drain-induced electrical field. At Vds = 10 V (Fig. 4.6c), device E with the shortest
gate length even cannot be pinched off anymore. This reduced modulation efficiency
with decreasing gate length stems from the short-channel effect, as explained already in
section 2.4.3. Here, it can be observed for the investigated devices D and E. Due to the
small aspect ratio, the drain-induced electric field prevails over the gate-induced field
and the carriers are no longer depleted by the gate voltage but drawn towards the drain
side by the drain-source voltage.
The reduced modulation efficiency can also be directly observed in the transconduc-
tance of the devices. With shorter gates, the maximum transconductance (gm,max) first
increases, then decreases once the short-channel effect becomes significant. Still, as long
as the short-channel effect is negligible, a systematic LG dependency is expected for
gm,max. The theoretical models for gm and Id have been introduced in section 2.4.2 and
are compared to the experimental results subsequently.
Of course, the analytical expressions (eq. (2.16) - (2.19)) should be seen only as a
helpful tool to understand the general dependencies. Experimental deviations from the
models are expected due to the assumed simplifications in the field dependent mobility
approximated by (2.13) and the charge control model. Both equations have an upper
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and lower limit function which is valid for long and short gate lengths, respectively. The
limit functions are given by the equations (2.18) and (2.19) [32].
In figure 4.7, the theoretical expectations for the drain current and the intrinsic trans-
conductance are plotted over LG together with the theoretical limit functions and ex-
perimental data. For the calculation, the electron saturation velocity is assumed to be
0.95·107 cm/s as determined in the following section 4.2.5. The maximum intrinsic trans-
conductance (gim) is extracted from the measured transfer characteristics and corrected
for the series resistance effect as given by eq. (4.5).
gim =
gm
1− gm ·RS (4.5)
The corresponding source resistance (RS) values have been given at the beginning of this
section in table 4.2. From TLM measurements [127, 131], the contact resistance (RC)
for each sample has been determined and used to calculate the source resistance RS of
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(c) Transfer characteristics for Vds = 10 V.
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Figure 4.6: Transfer characteristics (a) and (c) and transconductance (b) and (d) of all devices,
measured at two different drain voltages.
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Figure 4.7: Measurement results for for the drain current (a) and the intrinsic transconductance (b)
together with the analytical model (green), the upper (red) and lower limit functions
(yellow).
each device by equation (2.10). Details on device geometries and the corresponding RS
are also given in table 4.2.
The analysis reveals that the devices investigated operate in the transition area bet-
ween electron saturation velocity and mobility-dominated regime. As long as the boun-
dary conditions are satisfied, the drain current I id,sat and the intrinsic transconductance
gim follow well the predicted trends from eqs. (2.16) and (2.8). Nevertheless, a systematic
dependence on the drain-source voltage is observed. The reduced values of Id and gim in
the point of gm,max with higher Vds have to be attributed to self-heating effects.
Additionally, there seems to be one outlier, which is the gim value for LG = 75 nm at
Vds = 10 V. Here, the analytical model is not applicable any more. Due to the short gate
length and the rather high drain-source voltage, the carrier concentration below the gate
contact is influenced by the drain-induced electric field. This phenomenon can again be
related to the well known short-channel effect [132] as already observed in the maximum
extrinsic transconductance of the LG = 75 nm device at Vds = 10 V. To suppress the
short-channel effect, a critical aspect ratio LG/tbar has to be preserved depending on the
applied technology and materials [133]. In the subsequent, sections the critical aspect
ratio for the investigated InAlN/GaN HFETs is discussed by additionally taking the RF
response of the devices into account.
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4.2.5 The effect of gate length variation on RF performance
A typical approach for achieving a high current gain cut-off frequency is to aggressively
scale down the gate length. Nevertheless, natural limits are given by the short channel
effect. To gather information on the frequency characteristics of the InAlN HFETs,
small-signal scattering parameter measurements were carried out.
Before the short-channel effect comes into play, the frequency response of a FET is
limited by the transit time of the carriers, i.e. the time required to travel from source
to drain [134]. For the electron saturation velocity (νsat) dominated regime, the transit
time (τ) is defined as:
τ = LG
νsat
(4.6)
Although the devices investigated here operate in an intermediate regime, neither purely
mobility-limited, nor νsat-limited, eq. (4.6) can be employed to analyze the RF characte-
ristics due to the following considerations. First, taking the parasitic stray capacitance
at the gate edges into account, it is convenient to introduce an effective gate length
(LG,eff ) which is the sum of LG and a fringing gate length (LGF ) as shown by Wu et al.
[135] and Jessen et al. [34]. Within the effective gate length, the carriers are influenced
by the gate voltage. Hence, in eq. (4.6), LG has to be substituted by LG,eff . Second,
the actual carrier velocity is not constant over the channel length and velocity overshoot
effects may be present at the drain side of the gate [135]. In fact, the velocity overshoot
becomes stronger for shorter gate lengths but is compensated by the increase of LGF , so
that an effective carrier velocity νsat,eff can be assumed, which is independent from LG
and is expected to be close to νsat. Hence, the extrinsic current gain cut-off frequency
(fT ) can be expressed by modifying τ accordingly and introducing LG,eff [135]:
fT =
1
2piτ =
νsat
2piLG,eff
= νsat2pi(LG + LGF )
(4.7)
Rearranging equation (4.7) results in a linear dependency on the aspect ratio LG/tbar
[34]:
1
fT · tbar =
2pi
νsat
(
LG
tbar
)
+ 2pi
νsat
(
LGF
tbar
)
(4.8)
From eq. (4.7), it can be seen that the fT · LG product is constant as long as LGF is
negligible.
Small-signal scattering parameter measurements were carried out using an HP 8510C
network analyzer. From the short-circuit current gain (|h21|) and the maximum unilateral
power gain (MUG), the current gain cut-off frequency (fT ) and the power gain cut-off
frequency (fmax) have been derived for each bias point, respectively, as exemplary shown
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Figure 4.8: Maximum unilateral power gain (MUG) and short-circuit current gain (|h21|) for the
devices B and E, extracted from S-parameter measurements.
in fig. 4.8. The maximum value for each device is given in table 4.3 together with the
fT · LG product. Typically, for comparison of devices with different gate lengths, this
product is a good measure as it ideally stays constant and enables the comparison of
different technologies. In the present case, the product stays constant for the longer gate
lengths (devices A, B and C) and decreases with shorter gates (devices D and E). As
discussed previously, this trend can be explained by taking the parasitic stray capacitance
at the gate edges into account. The smaller the aspect ratio, the more influence has to
be attributed to the stray capacitance. As shown in fig. 4.9b, for very long gates, the
product approaches an upper limit, i.e. the aspect ratio becomes very large and the
influence of the fringing effects can be neglected. From eq. (4.7) it is obvious, that once
the fringing gate length can be neglected, the upper fT · LG limit is directly dependent
on the effective νsat. The obtained products correspond well to other experimental results
for InAlN/GaN HFETs. From table 4.1 one can even conclude the following dependency
for the different barrier layer technologies: The higher the total polarization (Ptot) of the
barrier layer, the smaller the fT · LG product and hence the effective νsat.
Device ID LG
(µm)
LG/tbar fmax
(GHz)
fT
(GHz)
fT · LG
(GHz µm)
A 2 241 6.7 29 13.4
B 1 120 14.1 37.7 14.1
C 0.5 60 26.3 55.8 13.2
D 0.225 27 52 120 11.7
E 0.075 9 100 140 7.5
Table 4.3: Measured current gain cut-off frequencies and power gain cut-off frequencies for the
investigated devices (tbar= 8.3 nm).
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Figure 4.9: Illustration of the measurement results corresponding to eq. (4.8) in dependence of
the aspect ratio LG/tbar (a) and fT · LG product (b).
Furthermore, plotting the experimental results in an appropriate way (fig. 4.9a) allows
for the extraction of νsat from the slope and LGF from the axis intercept point of a linear
fit. The values are determined to be 0.95 · 107 cm/s and 75 nm, respectively. Adapting
the model proposed by Jessen et al. [34], it is now possible to predict fT for any gate
length and any barrier thickness assuming the same barrier material as investigated here.
From the corresponding equation (4.9), the fT · LG product can be calculated as shown
in figure 4.9b together with the experimental results.
fT =
15.15 GHz · µm
LG + 9 · tbar (4.9)
For very short gate lengths, the fT · LG product drops to zero due to the dominance
of the short-channel effect. Hence, the plot can roughly be divided in two regions. For
aspect ratios LG/tbar > 25, the product stays nearly constant, for ratios < 25, a strong
influence of short-channel effects can be observed. Hence, this ratio of 25 can be defined as
the critical aspect ratio for the presented InAlN/GaN heterostructure. For comparison,
the critical aspect ratio for AlGaN/GaN HFETs is only 15 [34]. This deviation can be
explained by the difference in sheet carrier concentration (nS) in InAlN/GaN HFETs as
compared to AlGaN/GaN HFETs. Due to the higher nS, the fringing gate capacitance
is higher compared to the AlGaN case. This can also be directly observed in the fringing
gate length itself, which is 9 · tbar for the InAlN/GaN HFET and only 5.1 · tbar for the
AlGaN/GaN HFET [34]. This relation is also contributing to the smaller extrinsic νsat
of only 0.95 · 107 cm/s compared to 1.24 · 107 cm/s for AlGaN/GaN, as νsat is extracted
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as the mean carrier velocity for the effective gate length. Additionally, due to higher nS
more interface scattering occurs, results in a decreased low-field mobility and also has a
negative impact on the effective νsat.
4.2.6 Pulsed IV measurements
Additionally to the gate length dependence of the DC and RF characteristics, other
influences on device performance are investigated subsequently. Especially for RF power
amplification, deep trap states can severely limit the performance. They have an impact
on the dynamic response of the device and lead to a reduced drain current. To investigate
the dynamic characteristics of the devices, pulsed IV measurements have been performed.
Therefore, Vgs and Vds are kept at a specific quiescent bias and are pulsed simultaneously
into a specific operation point to sample the current. The pulse width was 200 ns and
the pulse separation 1 ms. The quiescent point for the gate voltage (Vgs,q) was chosen
to be -4 V, which keeps the device pinched off for all quiescent drain voltages (Vds,q)
investigated. As reference, the devices have also been measured with the quiescent point
(Vgs,q/Vds,q) being 0 V/0 V.
The results are presented exemplary for the 1 µm device. Figure 4.10 shows the result
for an initial measurement of a pristine device and for a measurement of the same
device after several measurements have been performed and the current values have
stabilized. In both cases, comparing the reference measurement (0 V/0 V) with the first
measurement from pinch-off (-4 V/0 V), a decrease in drain current of about 10 % can
be observed. Bearing in mind that the only change due to the different quiscent points
is the electric field below the gate contact during the quiescent phase, this slump can
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Figure 4.10: Pulsed measurements results for device B (LG = 1 µm).
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be interpreted as the influence of trap states which are present in the intrinsic device.
The electron emission time constant (τe) of the traps is longer than the pulse length
of 200 ns. Hence, for RF operation it can be concluded that these traps will have a
severe influence on the performance at least for all operation frequencies higher than
f = 1/2 · τe = 2.5 GHz [127]. When e.g. operating the device from a class B operation
point, the traps are occupied, reduce the 2DEG density and therefore lead to a reduced
maximum drain current as trap occupation cannot follow the RF signal. The output
current swing is reduced and leads to a diminished output power density, hence a reduced
power gain. Unfortunately, the exact position of the traps in vertical direction cannot be
identified by this method. Nevertheless, it is for sure that these traps are located within
the intrinsic device, either at the metal - semiconductor interface, in the barrier layer,
at the heterostructure interface or in the GaN buffer layer.
The pulsed measurements from off-state condition at different quiescent drain voltages
Vds,q provide information on the trap states in the gate-drain region of the device. With
increasing Vds,q, a reduction in drain current and a shift in knee voltage can be seen,
which is often referred to as „knee walkout“ [136]. Both observations correspond to an
increased number of charged trap states between the gate and drain contacts. Whether
a trap is charged or not depends on its energy level ET and on the applied electric
field. Here, the electric field in the drain region is systematically changed by Vds,q and
the current response is taken as a measure for the charged traps. A detailed analysis is
presented subsequently to gain a statement on the energy distribution of the trap levels
in the drain region.
To obtain a meaningful number for the amount of charged traps at a specific electric
field, the drain current in a specific bias point is plotted over the quiescent drain voltage
Vds,q (fig. 4.11). Here, Vds,q corresponds to the electric field which was applied and can be
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Figure 4.11: Drain current response at Vgs = 0 V and Vds = 6 V for different Vds,q.
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seen as a shift of the Fermi level in the band diagram. Accordingly, with a higher Vds,q,
deeper trap states can be charged. Of course, the electric field in the gate-drain region
is not constant. Its maximum is located directly at the gate edge. The field distribution
mainly depends on the geometry of the device, the shape of the gate edge and can further
be influenced by e.g. the addition of field plates. Still, the spatial field distribution is
not important for the discussion here. Independent of the considered position in the
gate-drain region, an increase in Vds,q will alway result in a local increase of the field.
Here, it is noticeable that the trap energy distribution seems to be different for a
pristine and an „aged“ device as described above. A schematic diagram for the proposed
trap level distribution before and after several measurement cycles is shown in fig. 4.12a
and 4.12b, respectively. The figures represent the band diagram in the gate-drain region
of the device. For the stabilized device, the observed linear decrease of Id with increasing
drain quiescent voltage can only be explained if the the energy trap level distribution
is uniform. This implies, that the energy level distribution has changed with performed
measurement cycles. This change has been found to be irreversible. Hence, it is assumed
that the SiN - semiconductor interface stabilizes with operation time and that this results
in a more uniform trap level distribution at the interface. As the SiN passivation was
deposited by PECVD, it is likely that the traps are located at the SiN - semiconductor
interface which is very sensitive to the pretreatment conditions before the SiN deposition
[7] and of course to the deposition method itself [137]. Further optimization of the pas-
c - direction
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(a) Conduction band diagram with initial
trap levels ET,i of a pristine device.
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(b) Conduction band diagram with stabili-
zed trap levels ET after several measu-
rement cycles.
Figure 4.12: Model for the energetic trap distribution before (a) and after several measurement
cycles (b).
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sivation layer and its interface could improve the stability of the device and is still topic
of ongoing research activities. Investigations on SiN deposited in situ by MOCVD is also
part of this thesis (chapter 5). Even bi-layer PECVD-SiN approaches are investigated to
optimize the passivation effect [138]. Nevertheless, stable device operation was achieved
after several initialization measurements and the overall current slump and knee walkout
for class B operation are well within an acceptable range for the devices to be applied
in RF amplifiers.
4.2.7 Microwave power measurements
Microwave power measurements (Load-pull measurements) were carried out using a lar-
ge signal network analyzer under class AB operation to classify the RF power-amplifying
capabilities of the devices. The output-matched load impedance was optimized for ma-
ximum power density. Results are presented in figure 4.13 for devices A, B and C at a
measurement frequency (f) of 4 GHz. With decreasing gate length from 2 µm to 0.5 µm,
the maximum RF output power density (Pout) increases from 1 W/mm to 1.8 W/mm
at the point of maximum power-added efficiency (PAE). Here, a deep class AB bias
point is investigated with a gate voltage of −3 V. As known from DC characterization,
short-channel effects are not relevant for the three device with LG ≥ 0.5 µm. Hence,
the higher Pout is directly correlated to the gain which is dependent on the transcon-
ductance. This observation is in good agreement with the previously observed trend in
transconductance.
The drain efficiency (ηDE), which is the ratio of Pout and applied DC power (PDC),
decreases from 59.1 % to 50.4 %. The theoretically achievable maximum drain efficiency
for class AB operation is between 50 and 78.5 %, depending on the conduction angle
α [139]. Here, α is close to 180° (deep Class AB) and ηDE should be close to 78.5 %.
The measurement was performed with the load optimized for maximum power densisty,
which is not neccessarily the same tuning as for high ηDE. Additionally, the theoretically
achievable ηDE is calculated for an ideal device. Here, also trap related dispersion, as
discussed in sec. 4.2.6, has to be taken into account. Hence, the relatively small ηDE
observed are hardly surprising.
The power-added efficiency (PAE) also accounts for the RF input power (Pin) and is
a more suitable measure for the efficiency of a real power amplifier system [140]:
PAE = Pout − Pin
PDC
= ηDE ·
(
1− 1
GP
)
(4.10)
The highest PAE is measured for device B with 51.1 %. This observation is quite
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(a) Load-pull measurement results for device A.
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(b) Load-pull measurement results for device B.
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(c) Load-pull measurement results for device C.
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Figure 4.13: Load-pull measurement results for different gate length devices measured from deep
class AB at 4 GHz. Output-matched load impedance was optimized for maximum
RF output power density (Pout).
surprising as it contradicts the trend observed for ηDE. It is likely that again the matching
of the load impedance is responsible for this discrepancy. In fact, device B has a much
higher GP over the whole input power range as compared to device A, which cannot
be explained by the higher transconductance alone. This is also evidence for the load
impedance not to be ideal. Also GP over Pin of device C looks abnormal. It should have
a plateau first and only drop when starting to drive the transistor into compression.
The RF input power (Pin) at which compression starts can be extracted from the
applied DC power (PDC) or the output DC current (Ids,DC), respectively (fig. 4.13d).
The point of inflection in this graph denotes for the first clipping to appear in the
output wave and lies for all devices around 7.5 dBm RF input power. All devices have
not been driven far into compression, as PDC is not yet saturating. Nevertheless, from
Ids,DC additional information on the operation point can be obtained. For small Pin,
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Ids,DC equals the quiescent current Iq which defines the operation point (or conduction
angle α). For Class B operation, Ids,DC should approach zero for small Pin. Here, much
higher Ids,DC is observed for small Pin. This effect stems of course from devices being
operated in Class AB. One can even conclude that device A is operated in a deeper Class
AB operation point compared to device B, which operates in a deeper point than device
C. The extracted quiescent currents Iq of 30 mA/mm, 55 mA/mm and 125 mA/mm,
respectively, are in good agreement with the measured drain current in DC operation at
Vgs = -3 V (fig. 4.5a).
Figure 4.14 shows the measurement at 18 GHz for the devices C and D. Device C
shows a much more stable GP over Pin behavior for 18 GHz compared to 4 Ghz. Still,
the mean GP for linear amplification is only around 7 dBm. This reduction compared
to the 4 GHz measurement is related to the higher operation frequency.
The 225 nm device D has a higher GP compared to device C due to its shorter
gate length. This trend of course correlates with the current gain cut-off frequency (fT )
limitation as discussed earlier. Nevertheless, one would expect the drain efficiency to
be significantly higher for this device due to the higher GP . Instead, the reason for the
small ηDE can be found in short channel effects. From Ids,DC (fig. 4.15) for small Pin,
the quiescent drain current Iq is found to be different for the two devices. Due to the
short-channel effect and hence the shift in threshold voltage for device D, the operation
points are not comparable any more. Device C still operates in a deep class AB operation
point with Iq being only 60 mA/mm, whereas device C already operates in a shallow
class AB operation point with Iq = 320 mA/mm. To achieve a better drain efficiency for
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(a) Load-pull measurement results for device C.
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(b) Load-pull measurement results for device D
[114].
Figure 4.14: Load-pull measurement results for two different LG devices at 18 GHz from deep
Class AB. Output-matched load impedance was optimized for maximum RF output
power density (Pout).
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Figure 4.15: Applied DC power, measured at 18 GHz for device C and D. Output-matched load
impedance was optimized for maximum RF output power density (Pout).
device D, the DC bias point should be chosen with even smaller gate voltage to drive
the device closer to pinch-off.
The whole discussion demonstrates that the performance for RF power amplification
depends on numerous parameters. Especially the gate length of an RF transistor plays
a crucial role and should be optimized with respect to the desired operation frequency
of the amplifier. For this optimization, physical simulation tools like Synopsys TCAD
[38] but also analytical simulation models are valuable tools to save time and costs. Still,
for the verification of the expected performance, load-pull measurements are the best
method to simulate the operation in a real power amplifier.
4.2.8 Summary
In this chapter, InAlN/GaN HFETs for RF power amplification have been demonstrated.
The results were presented and discussed in a comprehensive way, especially taking the
influence of the gate length into account. The complex dependencies between material
and interface quality, sheet resistance, DC performance and RF small-signal as well
as RF power performance have been investigated. A systematic dependence for the
current gain cut-off frequency (fT ) has been derived and an analytical expression has
been found to predict the RF small-signal performance of devices with any desired gate
length (eq. (4.9)).
Another important finding for the InAlN/GaN HFETs investigated here is the critical
aspect LG/tbar to prevent short-channel effects. It was found to be 25 for InAlN/GaN
HFETs, which is significantly higher compared to AlGaN/GaN HFETs, only requiring
an aspect ratio of 15. Hence, when aiming for high current gain cut-off frequencies, the
higher critical aspect ratio mitigates the advantage of significantly thinner InAlN barrier
layers. Still, there remains a benefit when applying thin InAlN barriers as the barrier
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thinning effect prevails over the increase in critical aspect ratio. Hence, higher operation
frequencies can be achieved with these devices and InAlN/GaN HFETs are still among
the most promising candidates for future RF power amplifiers due to their outstanding
RF characteristics and high potential reliability regarding strain-related defects.
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5 SiN grown in situ by MOCVD with and without
growth interruption
In the previous chapter, InAlN/GaN HFETs have been demonstrated to be high-potential
candidates for RF power amplification. To further increase the current gain cut-off fre-
quency, the barrier should be grown as thin as possible. When reducing the barrier
thickness (tbar), the sheet carrier concentration becomes more sensitive to the surface
potential ΦB. For thin InAlN barriers, a degradation of nS over time can be observed
which is related to surface contaminants or even to chemical reactions at the surface.
This problem can be addressed by an in situ passivation of the surface to prevent any
surface contamination right from the beginning. For this purpose, the suitability of an
in situ SiN layer is subsequently investigated. Thin 2.8 nm SiN layers are deposited
by MOCVD on two differently grown heterostructures. Whereas the first structure is
grown in a continuous run, the growth is interrupted prior to the barrier layer depo-
sition for the second. It is shown that this growth interruption has a critical impact
on the composition of the barrier layer and on the quality of the in situ SiN (section
5.1). These heterostructures are electrically characterized especially with respect to their
degradation over time.
Even after in situ passivation of the surface, the semiconductor - insulator interface
still is a critical issue. It can have a severe influence on pulsed IV characteristics and
RF large-signal characteristics due to possibly existing trap states at the interface. To
investigate the trap-related current collapse, an in situ passivated HFET with 63 nm
SiN is processed and characterized by pulsed IV measurements. It is shown that in situ
SiN can effectively prevent surface-related degradation and successfully passivate the
surface resulting in good dynamic IV characteristics (section 5.2).
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5.1 Surface protection by in situ SiN and MOCVD growth
interruption
The samples A - E presented in section 4.2 had 17 % of Ga in their barrier layer, which
was incorporated unintentionally. The presence and the amount of Ga was proven by
rutherford backscattering spectrometry (RBS) measurements on thick reference layers
[117]. Also the measured nS values of samples A - E correspond well to theoretical
calculations when assuming 17 % of Ga. As Ga is expected to stem from memory effects
in the MOCVD reactor, the following experiment was set up to prove this hypothesis
additionally to investigating the in situ SiN.
5.1.1 Experimental setup and MOCVD growth
First, a HEMT structure with a thin barrier layer was grown using the same recipe and
reactor conditions as for the samples from the previous chapter, except for the barrier
thickness. Then, the experiment was repeated with the same parameters, except for a
growth interruption after the GaN buffer growth. During this growth interruption, the
wafer was taken out and the reactor was cleaned and conditioned to ensure that no
Ga residues were present [117]. After reloading the wafer which was stored under N2
atmosphere, growth was continued with the same recipe as for the first experiment.
Additionally both experiments were repeated and a thin in situ SiN layer was added to
investigate the surface stability of the barrier layers. A schematic cross section of the
four samples is shown in fig. 5.1. Here, the electrical properties shall be highlighted and
analyzed with respect to the different layer stacks.
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210 nm AlGaN
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4H-SiC substrate
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Figure 5.1: Schematic cross sections of the investigated layer stacks for the continuously grown
samples (CG) and the samples with growth interruption (GI) after the buffer layer
growth.
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5.1.2 Sheet resistance and Hall measurement results
Figure 5.2 shows the results of contactless sheet resistance (RSH) measurements which
were taken of the wafers repeatedly after the first exposure to air. For all samples, a
saturation effect is observed. Initially and within the first 48 hours, the sheet resistance
increases. After approximately 48 hours, it stabilizes and stays constant. In the absolute
value after saturation, the results show a high variation. Still, two basic observations can
be made. First, the samples with the thin in situ SiN layer have a lower sheet resistance
than the samples without (wo) SiN. Second, the samples with growth interruption (GI)
have a smaller RSH than the continuously grown ones (CG). The fact that the measured
sheet resistances spread over a wide range (from 250 Ω/sq. to more than 1000 Ω/sq.)
is related to the very thin layer thicknesses which where chosen on purpose to exactly
visualize these differences. Due to such thin barriers, the surface potential has a major
impact on the depletion of the sheet charge at the heterointerface. Hence, it is possible
to draw conclusions for surface-related effects from the measured sheet resistance.
From the experiments, the degradation of RSH with time can be observed. The shape
of the curves corresponds to a typical decay process as it occurs for chemical reactions
or surface-related diffusion processes. It can be seen that RSH is smaller and has a lower
standard deviation for the SiN-capped samples. This confirms the well known fact that
the surface of III-nitride materials is very sensitive to oxygen and that in situ SiN layers
are capable of reducing or even preventing environmental or ambient-related effects [141].
The initial degradation is most probably related to an oxidation of the surface. For
sample GI-SiN, in situ SiN successfully prevents surface oxidation and the sheet resi-
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Figure 5.2: Contactless sheet resistance measurement results which were taken repeatedly after
initial exposure to air.
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stance stays constant from the very first exposure to air. For CG-SiN, the degradation is
not completely suppressed. Here, the SiN layer probably has a lower quality or density,
which could be related to the Ga residues in the reactor. Still, the final sheet resistance
is smaller as compared to the CG-wo sample, due to the higher total barrier thickness
tbar + tSiN and therefore reduced surface-related depletion.
Evidence for Ga residues in the reactor can be found when comparing the CG samples
to the ones with growth interruption (GI). The interface charge (σint) of the heterostruc-
ture only depends on the composition of the barrier layer. The more Ga is in the barrier,
the smaller σint will be (as was explained in sec. 3.1). As the layers have the same thick-
ness, this will directly be reflected by the sheet carrier density and therefore by the sheet
resistance. As the CG samples have a considerably higher sheet resistance, it can be con-
cluded that Ga residues led to an increased Ga incorporation into the barrier layer. It
was demonstrated by further experiments that the residues in the reactor mainly stem
from condensed Ga precursors on cold reactor components [117]. Without a redesign of
the reactor avoiding cold components, this unintentional Ga incorporation can only be
prevented by a growth interruption and cleaning of the reactor.
To eliminate the possibility of wrong interpretation due to coincidental surface-related
effects, all samples were passivated with 120 nm SiN by PECVD. As shown by Jessen
et al. [142], a SiN passivation layer typically creates a charge neutral semiconductor
- SiN interface. I. e. any charges originally present at the semiconductor surface are
transferred to the SiN surface. Even the polarization difference between passivation layer
and semiconductor is completely compensated by fixed counter charges at the interface.
Hence, for the calculation of the sheet carrier density after eq. (2.2), the barrier thickness
(tbar) can simply be assumed as the sum of the original tbar and the SiN layer thickness.
For thick passivation layers, the surface-related depletion term in eq. (2.2) becomes small
and nS only depends on the interface charge (σint). On the other hand, σint depends on
the composition of the barrier layer. Hence, from the sheet carrier concentration of the
passivated samples, a direct comparison of the barrier layer compositions is possible.
In fig. 5.3, the corresponding Hall measurement results are presented. As already
discussed with the sheet resistance measurements, the highest nS for the as-grown wafers
is observed for sample GI-SiN. Having a look at nS after passivation, an increase can
be observed for all samples. Worth noticing is the fact that both CG samples have the
same nS after passivation, whether with or without in situ SiN. This proves the interface
charge (σint) of both samples to be identical and therefore the barrier layers to have the
same composition. It also means that both barrier layers have suffered from the same
degradation after exposure to air. Hence, in situ SiN does not protect the barrier from
oxidation when Ga residues are present in the reactor. Ga most likely incorporates into
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Figure 5.3: Hall measurement results for as grown Hall structures and passivated Hall structures
on all samples.
the material and SiN:Ga is built. The properties of the SiN:Ga differ from those of pure
SiN which is present on the GI-SiN sample. Still, as expected, no additional dopant
states or charges are present due to the in situ SiN:Ga comparing the passivated CG-wo
and CG-SiN samples as this again would have an influence on nS.
For the samples with growth interruption (GF-wo and GF-SiN), the nS values after
passivation are not identical. This observation is quite surprising. With the same argu-
mentation as before, it has to be concluded that either the barrier layer compositions
are not identical for both samples, or there are additional dopant states present in the
structure or at the interface. These results can be interpreted in the following way:
Regarding the growth procedure, the two continuously grown samples initially had the
same barrier layer composition. After exposure to air, both samples showed a degradation
of RSH with time. Hence, both barrier layers were sustainably altered. The difference
in the total amount of carriers for the unpassivated case simply stems from the total
effective barrier thickness (tbar + tSiN), which is 4.2 nm and 7 nm for the samples CG-
wo and CG-SiN, respectively. Once the samples were passivated, the effective barrier
thickness was nearly identical for the two, with 124.2 and 127 nm. As the measured nS
in this case was also identical, the barrier layer composition and oxygen incorporation
has to be identical as well. Here, the in situ SiN:Ga cap layer was not able to prevent
the surface from oxidation.
For the samples with growth interruption, the uncapped barrier layer of sample GI-wo
was also altered by exposure to air, as a degradation of the sheet resistance was observed.
Only for the GI-SiN sample, RSH remained constant over time. This observation proves
the in situ SiN to effectively protect the InAlN barrier layer due to its higher purity
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in this case. The higher nS of GI-SiN for the passivated case confirms this theory. As
the barrier layer was protected by in situ SiN, it has a different composition or reduced
oxidation-related degradation compared to GI-wo and therefore shows a significantly
higher nS of 2.1 · 1013/cm2, even after passivation. This value is also what would be
expected from theory for a pure lattice-matched InAlN barrier (compare fig. 2.3).
5.1.3 Summary
Even without comprehensive investigation of completely processed HFET devices, it was
possible to clarify the origin of unintentional Ga incorporation in the barrier layer and
to gain important information on the quality and suitability of in situ SiN. Although
the presented results only allow for an indirect detection of Ga inside the barrier layer,
the following conclusions can be drawn. Ga residues in the reactor have two effects
on the subsequently grown layers. For the barrier layer, it leads to an unintentional
Ga incorporation into the material. (This has also been proven by further experiments
[117].) For the growth of thin in situ SiN layers, it reduces the material quality, which
leads to the formation of SiN:Ga which is not able to protect the barrier layer from
degradation.
Only with a growth interruption after the GaN channel growth, a high purity of SiN
was achieved. The carrier concentration after passivation improved from 1.7 · 1013/cm2
to 2.1 · 1013/cm2 when a growth interruption was performed. Additionally, thin in situ
SiN was demonstrated to successfully suppress barrier layer degradation after air ex-
posure. From these experiments, in situ SiN can be regarded as a promising material
to be applied for an earliest possible surface passivation. It can be used directly as the
passivation layer for HFET devices or as gate dielectric as presented in [143].
In the following section, an in situ SiN passivated device is presented. It is demons-
trated that an in situ SiN passivation is capable of providing a good dynamic IV charac-
teristic for the final HFET device [55] and hence, can be applied in an earliest possible
passivation process.
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5.2 E-mode HFET with in situ SiN passivation
Based upon the promising results from the previous chapter, a thick in situ SiN layer has
been applied not only for surface protection but also to operate as passivation layer and
to replace the commonly applied ex situ SiN passivation. By this approach, the oxygen-
sensitive barrier layer surface is protected even before the wafer is exposed to air for
the first time. In the conventional processing approach, ex situ SiN is applied only after
the ohmic and gate contacts have been formed. Hence, the free semiconductor surface is
exposed to several process-related chemical strain. Especially for the access region of the
device, this may lead to a reduction in nS or the generation of trap states at the surface.
When using in situ SiN for passivation, this chemical strain can be prevented in the
access region. Of course, the process sequence has to be altered. Before the deposition of
contacts, a local removal of the SiN has to be performed. Still, due to the semiconductor
surface in the access region being protected all time, an improvement in the dynamic
characteristics of the device is expected. Here, an HFET device with 5.7 nm barrier
layer and 63 nm in situ SiN passivation is discussed and the benefits of an in situ SiN
passivation are outlined.
5.2.1 Growth and device processing
The epitaxial layers for this experiment have been deposited on c-plane sapphire. The
layer stack consisted of 500 nm AlN and 2.3 µm GaN as buffer, followed by a 1 nm AlN
spike layer for carrier enhancement and a 4.7 nm In0.11Al0.72Ga0.17N lattice-matched bar-
rier layer. No growth interruption has been applied. Hence, the barrier layer is assumed
to be identical to the barrier of CG-SiN from the previous section. Finally, 63 nm in situ
SiN have been deposited as surface passivation. Therefore, the sample is subsequently
referred to as CG-63nm. A schematic cross section of the layer stack and high-resolution
transmission electron microscopy results are presented in fig. 5.4. As the SiN layer is
much thicker compared to that of CG-SiN, it successfully prevents any surface-related
degradation of the barrier, as was proven by repetition of sheet resistance measurements.
These showed no RSH degradation even after one week.
In principle, device processing has been performed following the same baseline process
as presented in section 4.2.2. The gate length was 1 µm. Prior to each processing step, the
in situ SiN layer had to be removed locally. This was done by an optimized low-damage
fluorine-based etch process [144]. All processing steps were performed self-aligned, i.e.
the same photo resist layer has been used as etch-mask for SiN removal and for its
original purpose. Finally, a gate anneal has been performed at 400 °C for 10 min.
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2.3 µm GaN
1 nm Al(Ga)N
4.7 nm InAl(Ga)N
500 nm AlN
Sapphire substrate
63 nm SiN
Figure 5.4: Schematic cross section (left) and transmission electron microscopy results (center and
right) of the sample CG-63nm.
5.2.2 DC characteristics
Before DC characterization of the transistor, several test structures on the fully pro-
cessed wafer were characterized. From passivated and gated Hall structures, the carrier
concentration has been extracted for the in situ SiN passivated access region and for the
gate region, respectively. Results are presented in fig. 5.5. Here, the gated Hall structures
were measured with a floating gate configuration. Median values and standard deviations
from a total of 8 measurements are given.
To classify the measured sheet carrier concentration (nS), the continuously grown
and passivated sample CG-wo from the previous section is taken as reference. The two
samples have the same barrier layer composition. They only differ in the barrier thickness
(tbar) and in their passivation layer. Once a passivation layer is present, tbar has no
influence on nS any more, but the total thickness tbar + tpassiv defines the surface-related
depletion [142], assuming again a charge neutral insulator - semiconductor interface. The
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Figure 5.5: Hall and van-der-Pauw measurement results for gated Hall structures and passivated
Hall structures.
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total thickness for both samples is approx. 70 and 125 nm, respectively. At such high
thicknesses, the surface depletion effect can be neglected as can be seen in fig. 2.3. Hence,
the different total thicknesses have no influence on nS. The remaining difference between
the two samples is the SiN itself, in situ SiN deposited by MOCVD for CG-63nm and
ex situ SiN deposited by PECVD for CG-wo. For both samples, the measured nS is
well comparable around 1.2 · 1013/cm2. This demonstrates the MOCVD grown SiN to
enhance the carrier concentration in the same manner as the commonly applied PECVD
SiN and to effectively reduce the surface-related depletion effect.
A very high carrier mobility of more than 1900 cm2/Vs is observed, which is among
the best reported values for quaternary nitride heterostructures. This results in a very
low sheet resistance in the access region and helps to maintain a good extrinsic device
performance.
Having a look at the gated Hall measurements, which correspond to the intrinsic
sheet resistance of the transistor, one can see a severe increase in RSH . Here, the in situ
SiN has been removed and a gate metal has been deposited. The structure is therefore
comparable to the gated reference sample CG-wo which has additionally been processed
to hold a gated Hall structure. The results for the gated Hall measurement of CG-wo are
also presented in fig. 5.5. Taking them as reference, one would expect RSH to be around
1250 Ω/sq. in the worst case for the sample discussed here. But the observed RSH for
the gated Hall structure is above 6000 Ω/sq. and therefore cannot be explained with a
simple removal of the in situ SiN layer. Instead, the fluorine-based etch process led to
an incorporation of fluorine ions into the barrier layer. Fluorine implantation has been
reported before to realize enhancement mode (e-mode) operation [145–147]. Fluorine
ions in the barrier act as an acceptor-like dopant and deplete the 2DEG channel charges.
Although an optimized low-damage etch process has been applied, fluorine implantation
is very likely here, as the SiN layer has been over-etched by approximately 75 % of the
actually neccessary etch time for complete SiN-removal. From the very low sheet carrier
concentration (nS) of only 4 · 1011/cm2 for the gated structure, one can already assume
the final HFET to operate in enhancement mode.
Indeed, from the logarithmic plot of the transfer characteristic of a 1 µm gate length
device, real e-mode behavior can be observed (fig. 5.6b). The off-state drain current
remains constant at 0.2 mA/mm and only starts to increase for positive gate voltages.
The gate leakage current in this region is well below 0.1 mA/mm and is therefore not the
main origin of the drain leakage. Instead, the main contribution to Id in off-state stems
from the source contact. Although the GaN buffer layer growth conditions were similar to
those of the experiments from section 5.1, different transition and strain relaxation layers
had to be applied, as a different substrate was used. The GaN buffer layer therefore has
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Figure 5.6: Transfer characteristics of the 1 µm device at a drain-source voltage (Vds) of 10 V.
a different quality and has probably a higher background doping level. The measured
leakage current between two mesa structures which were separated by a 4 µm wide
and 100 nm deep trench was above 1 mA/mm at an applied voltage of 100 V (not
shown here). Therefore, the buffer layer is responsible for the high drain current in off-
state. As a consequence, only a small on/off ratio of less than 4 orders of magnitude is
achieved. Further optimizations of the buffer layer growth conditions would be necessary
to mitigate this problem.
From the linear plot of Id (fig. 5.6a), the threshold voltage (Vth) is determined to be
0.65 V. A high maximum transconductance of 250 mS/mm is achieved at Vgs = 1.8 V.
The drain current exceeds 500 mA/mm at a gate source voltage of 3 V, although further
carrier enhancement in the channel is significantly hampered by the onset of the gate
current at small Vgs. The gate current exceeds 1 mA/mm already at Vgs = 1.2 V. Due
to the lack of an appropriate reference sample without the over-etched gate trench, it
is not possible to distinguish between etch-induced gate leakage mechanisms and the
classical on-set of the Schottky diode. In previous reports, it has been demonstrated
that fluorine-based plasma treatment of the barrier layer prior to gate metal deposition
is able to increase the effective Schottky barrier height (ΦB) [148]. Here, even after a
post-gate annealing as demonstrated in [149], it was not possible to observe a classical
Schottky diode characteristic for the gate current, for which the thermionic emission
would be the dominating transport mechanism. Instead, from the measured gate current,
an extraction of the Schottky barrier height was not possible. It has to be assumed that
the 75 % over-etch has severely damaged the barrier layer and has led to an increased
gate leakage in the device.
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5.2.3 Pulsed IV measurements
For the output characteristics of the device, the negative impact of the gate current can
easily be seen in the linear onset region (Fig. 5.7a). For high gate voltages and small
drain bias, a negative drain current is observed. It stems from the gate diode being
forward biased, as the gate potential is higher than the drain potential, and drawing
electron current from both, the source and the drain contact. This effect is of course
undesired, as a FET ideally should operate without any gate current losses. To further
improve the device, one could apply a thin gate dielectric to prevent the gate current.
Still, for the analysis of the pulsed IV measurements and the in situ SiN as passivation
layer, the DC output characteristics is taken as reference and the high gate current is
simply taken as a fact, which has no direct influence on the pulsed IV results, unless
otherwise stated.
0 2 4 6 8 1 0 1 2 1 4- 4 0 0
- 2 0 0
0
2 0 0
4 0 0
6 0 0
 
 
Dra
in c
urre
nt I
D (m
A/m
m)
V D S  ( V )
V G S , m a x   =    3 . 5  VS t e p      =   - 0 . 5  VV G S       =       1  VV G S , m i n   =       0  V
(a) Measured at DC conditions.
0 2 4 6 8 1 0 1 2 1 40
2 0 0
4 0 0
6 0 0
8 0 0
V G S  =  0  V
 
 
V G S  =  1  V
V G S  =  2  V
Dra
in c
urre
nt I
D (m
A/m
m)
V D S  ( V )
 S t r e s s - f r e e     ( 0  V  /  0  V ) G a t e  l a g       ( 0  V  /  - 3  V ) D r a i n  l a g     ( 2 5  V  /  - 3  V ) D C  m e a s u r e m e n t V G S  =  3  V
(b) Pulsed IV measurements with 200 ns pulse
length and 0.02 % duty cycle.
Figure 5.7: Output characteristics of the 1 µm device CG-63nm.
Fig. 5.7b shows the pulsed IV measurements for different quiescent biasing conditions,
with a stress-free measurement (0 V/0 V), a gate lag measurement (0 V/-3 V) and a
drain lag measurement (25 V/-3 V) at the respective Vds/Vgs quiescent points. The
pulse width was 200 ns with a duty cycle of 0.02 %. For the stress-free measurement, an
increase in drain current is observed, compared to the DC reference measurement. As
discussed in subsection 4.2.6, this originates from self-heating, which is suppressed for
the pulsed measurements. Apart from self-heating, the knee voltages are exactly at the
same position and the linear regions are almost identical.
Comparing the three pulsed measurements, no difference is observed for the various
quiescent points. This preeminently proves the in situ SiN passivation layer to very well
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passivate the semiconductor surface, especially compared to other results for fluorine-
implanted e-mode devices [145], for which the pulsed measurements even lag behind the
DC results.
5.2.4 Summary
Although the demonstrated devices show a relatively high gate current, it was possible to
prove the in situ SiN to operate exceptionally well as passivation layer. A process to rea-
lize this earliest possible passivation technique was demonstrated and has been applied
to fabricate an e-mode device by fluorine plasma treatment of the barrier layer. Pulsed
IV measurements showed no current collapse or shift in knee voltage. Additionally, a
high transconductance of 250 mS/mm has been achieved by maintaining a small sheet
resistance in the access region due to the early passivation process and the protection of
the barrier layer material in this region. Hence, the in situ SiN is a promising candidate
for surface passivation in HFET devices.
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6.1 Lattice-matched quaternary barrier layers
The experiment discussed in this section is not only motivated by the verification of
the theory presented in sec. 3.1. The quaternary compositions investigated here shall
also build a bridge between the two ternary HFET devices, the AlGaN/GaN and the
InAlN/GaN HFET. Both devices come up with pros and cons. E. g. AlGaN/GaN he-
terostructures still demonstrate higher carrier mobilities [150], whereas InAlN shows
more stable operation for high temperatures [151]. The optimization of a transistor for a
specific application typically requires a trade-off for characteristics as these. Here, qua-
ternary nitrides may prove to be an attractive alternative and combine several aspects of
AlGaN/GaN and InAlN/GaN HEMTs, or at least simplify the trade-off process. There-
fore, in this section, the basic trends for lattice-matched near-InAlN quaternary nitride
HFETs are investigated.
6.1.1 Experimental setup
Three samples with quaternary barrier layers were grown and processed by the baseline
process already described in 4.2.2. As a first experiment, the quaternary barrier layers
were chosen to have a material composition close to lattice-matched (LM) InAlN. The
growth of LM InAlN was already demonstrated by our group [152]. By simply adding
trimethyl gallium as precursor during the barrier layer growth, it was possible to realize
quaternary HFETs with high material quality already in earlier experiments [48].
The samples were grown on 2“ c-plane sapphire substrate. An AlN nucleation at low
temperature and subsequent AlN growth at 1250 °C was followed by 2 µm GaN growth
for the buffer and channel layers [153]. The samples Fq, Gq and Hq consist of a 13.5,
12.8 and 11.3 nm quaternary barrier layer including a 1 nm AlN spike layer, on top
of the GaN channel layer. The composition has been determined by a combination of
RBS and HRXRD measurements and can be found in table 6.1. The samples have been
processed by the standard baseline process as described in section 4.2.2. Additionally
to the 1 µm · 100 µm HFET devices, basic test structures have been processed on
the wafers. They include Hall structures, TLM structures and circular Schottky diodes
with a diameter of 100 µm. To provide a basic understanding of the 2DEG property
67
6.1.2. Hall and van der Pauw measurements
Device ID Fq Gq Hq
Composition Al0.74In0.16Ga0.10N Al0.70In0.15Ga0.15N Al0.66In0.14Ga0.20N
tbar 13.5 nm 12.8 nm 11.3 nm
µ 1740 cm2/Vs 1790 cm2/Vs 1750 cm2/Vs
Measured nS 1.81 · 1013/cm2 1.61 · 1013/cm2 1.52 · 1013/cm2
Theoretical nS 1.56 · 1013/cm2 1.42 · 1013/cm2 1.26 · 1013/cm2
Table 6.1: Structural parameters and 2DEG properties.
dependencies on the barrier composition, Hall and van der Pauw measurements have
been performed prior to HFET characterization.
6.1.2 Hall and van der Pauw measurements
All measurements were performed at room temperature. TLM measurements proved the
ohmic contacts to have 0.3 Ωmm. A nearly constant mobility of 1700 cm2/Vs is observed
and is within the best reported for InN-containing HFETs [153]. The extracted electron
mobility (µ) and sheet carrier concentration (nS) are given in table 6.1 together with
the theoretical nS which has been calculated by eq. 2.2. Also fig. 6.1a shows the calcu-
lated sheet carrier concentration versus the Ga content and fig. 6.1b versus the barrier
thickness (tbar) together with the measurement results. The observed decrease of nS with
increasing Ga content corresponds well to the expectations. Physically, it can be explai-
ned by two effects. Firstly, due to the different compositions of the barrier layers, the
spontaneous polarization is reduced and herewith the heterostructure interface charge
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Figure 6.1: Theoretical and measured sheet carrier concentration (nS) for different barrier com-
positions.
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Figure 6.2: DC transfer characteristics, measured at Vds = 10 V.
(σint). This effect can clearly be seen by the shift of the theoretical curves with different
Ga content in fig 6.1b. Secondly, the change in nS can also be thickness-related. The
drop of the curves with decreasing tbar originates from the increase in surface-related
depletion of the carriers which is also relevant for the presented experimental results.
Neglecting the possibility of imprecise material and bowing parameters, the difference
in measured and calculated values is probably related to two facts. First, the AlN spike
layer, which is present in the devices, is neglected in eq. (2.2). Second, the Schottky
barrier height (ΦB) taken for the nS calculation has been extracted from the Schottky
diode IV characteristics. The calculated values therefore correspond to the sheet carrier
concentration below the gate contact whereas the Hall measurement results refer to an
unpassivated heterostructure. Here, slight changes in carrier concentration are expected
due to the different surface conditions. Nevertheless, the observed trend is well within
theoretical expectations.
6.1.3 DC transfer characteristics
The transfer characteristics of the unpassivated devices were measured with the drain-
source voltage set to 10 V. Results are presented in fig 6.2. With increasing GaN content
in the barrier, a shift in threshold voltage is observed. From eq. (2.5), it can easily be
seen that this trend is either related to the reduced sheet carrier concentration or to
the reduced barrier thickness. Here, even both aspects are responsible for the shift as
both parameters are decreasing from sample Fq to Hq. On the other hand, the maxi-
mum transconductance (gm,max) is known to decrease with reduced nS and to increase
with reduced tbar. The two parameters are therefore counteracting and gm,max remains
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constant for the samples investigated. It is obvious of course that this trend would only
persist until the reduced nS led to a significant increase in series resistance RS. For the
present case, the change in RS is negligible. The presented devices exhibit a high maxi-
mum transconductance of 260 mS/mm at about the same current density level, which
is especially noteworthy as they are unpassivated.
6.2 Quaternary nitride with varying Al content
The exploration of the quaternary composition map for the application in HFETs is one
major topic of this thesis. The two questions addressed here are the following: What is
the limit for the Al incorporation for which the barrier layer does not relax? And, is the
theory presented in sec. 3.1 consistent with the experimental results?
Therefore, a series of quaternary HFETs is presented, which only have little In content.
Within this series, the Al content is varied from x = 0.52 to x = 0.16 to identify the
limits for the Al incorporation. Fully processed devices are analyzed with respect to
their 2DEG properties and their DC characteristics to confirm the proposed theoretical
dependencies.
6.2.1 Impact of growth conditions
In this series, the growth conditions for the barrier layer have been varied to realize
different barrier layer compositions. The precursor TMAl/TEGa ratio has been changed
from 0.3 to 2 to achieve different Al/Ga ratios. The growth temperature and the pressure
were kept constant at 805 ◦C and 70 mbar, respectively. For each investigated growth
condition, thick reference layers and thin heterostructures for HFET processing have
been realized. The epitaxy has been performed on sapphire substrates. The reference
layers have been characterized by RBS and by wavelength-dispersive X-ray spectroscopy
(WDX) to determine the composition [60]. On the thin heterostructures, HRXRD scans
were taken, to confirm the extracted compositions and to identify the barrier layer
thickness. Results are given in table 6.2.
Sample ID Al (%) In (%) Ga (%) tbar (nm)
Kq 52 3 45 20
Lq 34 3 63 18
Mq 25 2 73 30
Nq 16 2 82 15
Table 6.2: Quaternary composition and barrier layer thickness for the heterostructure samples.
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Also on the thick reference layers, HRXRD measurements were performed. Fig. 6.3
shows the (105) reciprocal space mapping for the thick reference sample of Kq, which
had a thickness of 107 nm. From the broadening of the quaternary peak, it can be seen
that this layer is partly relaxed, as the Qx value corresponds to the inverse a lattice con-
stant. This relaxation has also been observed by optical microscopy (not shown here) in
which typical surface cracks were found. Hence, the critical thickness for pseudomorphic
growth of quaternary layers with such high Al concentrations is smaller than 107 nm.
For the reference samples with less Al content, no relaxation has been observed even for
layer thicknesses up to 130 nm. The reason lies of course in the reduced tensile strain
with smaller Al content in the quaternary layer. Since the barrier layer thicknesses are
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Figure 6.3: HRXRD reciprocal space map of the (105) reflex for the reference layer of sample Kq.
significantly lower for all heterostructure samples which have been processed, they show
no relaxation at all. Even Kq is completely pseudomorphic since it has only a barrier
thickness of 20 nm. Hence, it is convenient to apply the theory presented in section 3.1 for
the interpretation of the sheet carrier concentration, as it is carried out in the subsequent
section.
6.2.2 2DEG carrier concentration
The carrier concentration for all heterostructure samples has been determined by Hall
measurements. The results are shown in fig. 6.4a. From theory (eq. (2.2)), the carrier
concentration for the determined compositions and thicknesses has been calculated and
is also depicted.
The theoretical values coincide very well with the Hall measurement results. Nevert-
heless, to understand the trend in nS completely, it is important to remember that nS is
a function of multiple parameters. The major influences are the barrier thickness (tbar)
and the barrier material composition. Usually, the material composition has two degrees
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Figure 6.4: Sheet carrier concentration from theory together with experimental Hall results.
of freedom, the Al content (xAl) and the In content (yIn). I order to be able to plot nS
as a function of tbar and xAl, a linear fit has been used to express the In content as a
function of the Al content:
yIn =
1
36 · xAl +
7
450 (6.1)
This linear relation is only valid explicitly for the given experiment, due to the constant
TMAl/TEGa ratio. With this fit, it is now possible to calculate the interface charge (σint)
from xAl and to finally express the sheet carrier concentration as a function of tbar and
xAl. The corresponding nS vs. tbar and xAl diagram is given in fig. 6.4b. It can be seen
that for quaternary layers with higher Al concentration, nS is increasing rapidly. The
measured sheet carrier concentration, which is also plotted in the graph, demonstrates
very well the validity of the applied model. Also, for all samples and especially for the Kq
sample with the highest Al content of 0.52, it is hereby confirmed that the barrier layers
are fully pseudomorphic. If any relaxation of the layers had occurred, a significantly
higher deviation between measurement and theory would have been observed, since the
high piezoelectric component of σint would have been altered and would have affected
the measured nS severely.
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6.2.3 DC characterization
Once the sheet carrier concentration of each heterostructure is known, the DC cha-
racteristics of the transistor devices can be analyzed analogously to other GaN-based
HFETs. Here, devices with 1 µm gate length have been fabricated from all samples by
the standard baseline process. The DC transfer characteristics have been measured at
a drain-source voltage (Vds) of 10 V for each device. The drain current (Id) and the
transconductance (gm) are presented in fig. 6.5a and fig. 6.5b, respectively.
All samples show trends very consistent with theory. Based on the Hall measurement
results, the threshold voltage is predicted by the charge control model to be -7.6, -3.1,
-4.2 and -0.3 V for the devices Kq - Nq, respectively. The threshold voltage shifts in
positive direction due to the significantly decreased carrier concentration and a nearly
constant gate source capacitance for the three devices Kq, Lq and Nq. The measured Vth
extracted from the transfer characteristics corresponds very well with the prediction.
Due to the reduced Al content, even e-mode operation is achieved for device Nq.
Since the source resistance is also increased, the maximum transconductance drops with
decreasing Al content. Furthermore, the devices are Schottky-gated and significant gate
current flows for Vgs > 1 V. Still, these observations and trends are as expected and fit
very well with the charge control model and the gradual channel approximation.
Only one observation cannot be explained by the considerations given above. From
the sheet carrier concentration measured by Hall, Lq would be expected to have a higher
drain current than Mq. An explanation can be found in the intrinsic carrier mobility of
the two devices. From FAT-FET measurements, the low-field carrier mobility has been
extracted for the two samples. It can be seen in fig. 6.6 that Mq has a significantly
higher electron mobility (µ) for all gate source voltages. Hence, the lower 2DEG density
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Figure 6.5: Transfer characteristics for the samples Kq - Nq, measured at Vds = 10 V.
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Figure 6.6: Extracted electron mobility from FAT-FET measurements at different gate source vol-
tages.
at Vgs = 0 V for Mq is compensated by the higher µ. As a result, both devices draw the
same drain current (Id) at Vgs = 0 V.
6.2.4 Summary
In this section, several observations have been made. First of all, an upper limit for
Al incorporation in quaternary heterostructures has been found. For a 103 nm thick
Al0.52In0.03Ga0.45N layer, strain-related relaxation occurred. Nevertheless, a thin hete-
rostructure of 20 nm thickness with the same barrier layer composition has been suc-
cessfully grown and processed. Since AlGaN/GaN heterostructures with such high Al
contents are known to have their critical thickness below 10 nm, this is quite an outstan-
ding achievement which proves the In content to help in the prevention of relaxation.
Hence, In incorporation can help to increase the amount of Al in the barrier layer, which
leads to a higher absolute polarization and improves the carrier concentration. The re-
sults indicate that it should even be possible to realize all compositions which lie on
a smooth transition from the highest possible Al content for AlGaN layers to the LM
AlInN case. This line approximately defines the upper limit in the quaternary Eg vs. a
diagram (fig. 3.2) for all compositions suitable for heterostructure field-effect transistors.
Of course, the thinner the barrier layer is chosen, the higher this limit shifts. Even pure
AlN/GaN HEMTs have already been demonstrated [98–100, 154, 155].
Another important finding is the fact that it was possible to explain all effects observed
with the previously introduced theoretical dependencies. It was not necessary to change
any of the assumed parameters. Hence, the theoretical considerations and equations
build a solid basis for future design and engineering of quaternary nitride devices.
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6.3 MISHFET with polarization-reduced barrier
In the previous section, it was demonstrated that by reducing the Al content in the
barrier, its polarization is also reduced. It was even possible to use this approach for the
realization of an enhancement mode device.
Nevertheless, for all Schottky-gated HFET devices, the highest applicable gate voltage
is limited by the turn-on voltage of the gate diode. To suppress the forward current
of the gate diode, it is reasonable to apply an insulated-gate approach. By inserting
a highly insulating gate dielectric, the forward gate diode current can be effectively
reduced [156–158]. Unfortunately, the insertion of a gate dielectric usually also results in
a negative shift of the threshold voltage compared to a Schottky-gated device as discussed
in sec. 6.3.1. For e-mode HFETs, this negative Vth shift can even lead to a loss of the e-
mode characteristic. Subsequently, the influence of a SiN gate dielectric on the electrical
characteristics of an HFET with polarization-reduced barrier layer is investigated. It is
shown that the influence of the dielectric not only depends on the material itself, but
also on the properties of the heterostructure and especially its polarization. It is shown
that by the application of a polarization-reduced barrier layer, the negative Vth shift can
be minimized.
6.3.1 Impact of the insulator on the 2DEG
The principle which stands behind the negative threshold voltage shift when applying a
gate dielectric is closely related to the general formation mechanisms of the 2DEG as they
have been explained in section 2.2. Prunty et al. have demonstrated that the addition of
a dielectric or passivation layer can be treated like a simple increase in barrier thickness
(tbar) [142]. They showed that the insulator-semiconductor interface after passivation
or gate dielectric deposition is charge-free and that the surface-related depletion of the
2DEG carriers is reduced due to the corresponding increase in effective tbar. Hence, by
adding a passivation layer or a gate dielectric, the sheet carrier concentration in the
channel typically increases and results in a negative Vth shift. Additionally, the reduced
gate source capacitance due to the tbar increase reduces the modulation efficiency of a
gate voltage and additionally shifts Vth into the negative direction.
Nevertheless, this statement is only correct for heterostructures with a positive inter-
face charge (σint), as shown in fig. 6.7a. The deposition of a dielectric on the semicon-
ductor surface of such a structure results in an energetic reduction of the conduction
band minimum at the heterointerface. One can easily imagine that the strength of this
effect depends on the tilt of the conduction band in the barrier layer and therefore on
σint. Assuming a flatband condition for the heterostructure where the barrier layer is
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Figure 6.7: Band diagrams for HFET and MISHFET structures for high σint and for a polarization-
matched barrier layer.
polarization-matched to the GaN channel, σint is zero and the conduction band in the
barrier is not tilted (fig. 6.7b). An additional insulator will have no influence on the con-
duction band minimum at the heterointerface in this situation irrespective of its band
gap. The band discontinuity ∆EC,diel due to the insulator is canceled out by the changed
surface potential Φdiel = ΦB + ∆EC,diel.
6.3.2 Device processing
To confirm these considerations of the Vth shift being dependent on the barrier polari-
zation, a low-polarization barrier layer has been processed as HFET and as MISHFET.
The samples have been processed on the same epitaxial structure as Nq from the previous
section. The barrier layer material consists of Al0.16In0.02Ga0.82N. Device processing in-
cluded a chlorine-based plasma etch process for device isolation and e-beam evaporation
of Ti/Al/Ni/Au with subsequent annealing at 825 °C for ohmic contact formation. For
the MISHFET device, 20 nm of SixNy have been deposited by PECVD for gate insula-
tion. Gate contacts have been realized by Ni/Au evaporation. The gate length LG was
1 µm and 5 µm for the HFET and the MISHFET, respectively. For the MISHFET, the
gate metal has been deposited overlapping source and drain in order to ensure carrier
accumulation over the whole channel length. Schematic cross sections of the devices are
depicted in fig. 6.8.
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(b) Schematic cross section of the inves-
tigated MISHFET device with 20 nm
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Figure 6.8: Schematic cross sections of the investigated quaternary HFET and MISHFET devices.
6.3.3 Hall and van der Pauw measurements
To obtain a comprehensive picture of the 2DEG dependence on the surface conditions,
several on-wafer Hall structures have been processed and investigated. Four Hall structu-
res in van der Pauw geometry correspond to the different conditions in the final devices.
First, an unpassivated structure without any SiN or gate metal has been measured as
reference. Three further Hall structures reflect the situations of the Schottky gated in-
trinsic device region of the HFET, the insulated gate region of the MISHFET and the
passivated access region of the HFET. The measurement results are given in fig. 6.9 as
mean values and standard deviation of at least five measurements per structure.
The reference measurement of the unpassivated (blank) structure fits perfectly with the
theoretical expectation. From eq. (2.2) the sheet carrier concentration (nS) is expected
to be 1.0 · 1012 cm−2, with σint being 0.0075 C m−2. This again proves the applied
theoretical dependencies for Eg and Ptot to be well suited for the prediction of the sheet
carrier concentration.
Comparing the results of the Schottky-gated structure with the reference, only negli-
gible change in nS is found. The evaporation of the Ni/Au contact seems to have no
influence on the electrical potential distribution of the system, i.e. the surface potential
remains constant and the sheet carrier concentration in the channel is unchanged. Ne-
vertheless, a significant decrease of the Hall mobility is observed. A similar behavior on
AlGaN/GaN HFETs has been observed and attributed to an increased surface damage
during gate metal evaporation [129].
A more systematic dependency of the sheet carrier concentration and the electron
mobility can be observed when taking the deposited SiN thickness into account. Com-
paring the blank (0 nm SiN), the MIS (20 nm SiN) and the passivated (120 nm SiN)
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Figure 6.9: Hall measurement results for the surface conditions.
structure, a clear increase in nS with SiN thickness can be observed. As known from the
Schottky-gated structure, the surface potential is not changed by the gate metal. Hence,
the increase of nS has to be attributed to the increase in SiN thickness alone. It is in
perfect agreement with expectations [142], when calculating nS after eq. (2.2).
The electron mobility is also increasing with SiN thickness. This effect has to be
attributed to the increased nS and therefore the reduced coulomb scattering at interface
charges which are better screened due to the higher electron confinement [159]. The
highest electron mobility is found for the passivated structure, which also has the highest
nS. Nevertheless, even for the MIS structure a very high electron mobility of more than
1400 cm2/Vs was obtained. This is an outstanding finding when comparing the results
with existing GaN-based e-mode MOSFET structures. It demonstrates the importance
of the heterostructure. In a typical MOSFET approach, without including a barrier layer,
the carrier mobility is severely limited by interface scattering mechanisms at the SiN -
GaN interface. Due to the lack of the sharp electron confinement, MOSFET mobilities
are in the range of 80 cm2/Vs [160] with the record mobilities being only 225 cm2/Vs
[161]. Here, polarization-matched barrier layers show their potential. They can maintain
the e-mode characteristic of the device and simultaneously provide a potential barrier
for the electrons to confine at the heterostructure interface and not at the SiN interface.
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6.3.4 DC characteristics
From the Hall measurement results, the DC performance of the HFET and MISHFET
device can already be anticipated. Due to the fact that the heterostructure is not comple-
tely polarization-matched, σint is still non-vanishing and induces a 2DEG. For the MISH-
FET structure, the measured sheet carrier concentration was twice as high as compared
to the Schottky case. Also the gate-to-channel separation is more than doubled for the
MISHFET due to the gate dielectric. This will have an impact on the threshold voltage
(Vth) of the transistors. Furthermore, the transconductance of the MISHFET will be
significantly smaller due to the increased gate-to-channel distance and the significantly
higher gate length.
In fig. 6.10, the transfer characteristics of the devices are shown. They have been
measured at a drain-source voltage (Vds) of 4 V. As already discussed in section 6.2.3,
the HFET device (Nq) has a threshold voltage of 0.05 V. This e-mode characteristic is
originated in the low polarization barrier layer. Still, comparing the threshold voltage
of the MISHFET and the HFET, a shift of -1.3 V is observed. This shift results in the
MISHFET to become a depletion mode device again. Nevertheless, one can appreciate
the very small Vth shift when comparing with a standard AlGaN/GaN MISHFET, for
which the addition of only 8 nm SIN as gate dielectric results in a threshold voltage shift
of more than -3 V [162].
Comparing the two transfer characteristics of the HFET and the MISHFET, two fur-
ther important findings have to be highlighted. First, both devices show a comparable
maximum drain current and comparable gate leakage. At Id = 200 mA/mm, the gate
leakage current is well below 0.5 mA/mm for both devices, although the gate source
voltage (Vgs) in this operation point is 2 V and 7.6 V for the HFET and the MISHFET,
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Figure 6.10: Transfer characteristics for the investigated devices.
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respectively. Second, the gate length scaling is as expected. Taking the approximation
for long gate length devices (eq. (2.18b)) into account, the transconductance is inversely
dependent on the gate length. As LG of the MISHFET is five times LG of the HFET, the
transconductance of the latter is expected to be five times higher. This corresponds very
well to the observations. Nevertheless, in a second look, a small discrepancy remains.
Due to the higher sheet carrier concentration and the higher electron mobility of the
MISHFET, the transconductance should be higher than measured (from eq. (2.18b)).
But this expectation is based on the approximation for long gate length devices. As
the investigated devices still operate in an intermediate region, also eq. (2.19b) is re-
levant. Here it can be seen that the increased gate-to-channel separation has a severe
impact on the transconductance and therefore is also responsible for the relatively small
transconductance of the MISHFET.
To further improve the device and to realize an insulated-gate quaternary e-mode
device, several optimizations have to be performed. First of all, the barrier layer has be
chosen to be closer to the polarization-matched case. This would reduce σint even further
and lead to a positive shift in Vth for both, the HFET and the MISHFET approach.
Secondly, the gate dielectric itself has to be optimized. The thickness should be reduced
to simultaneously reduce the gate-to-channel separation. Also a different dielectric could
be applied, like Al2O3, which is better suited as gate insulator due to a higher band gap
and higher dielectric constant [163–165].
6.3.5 Summary
In this section, an insulated-gate quaternary HFET has been presented. It has been
shown that even the deposition of a relatively thick gate dielectric has only a minor
influence on the threshold voltage of the device when a close to polarization-matching
barrier layer is applied. This underlines one additional advantage of the polarization
engineering concept; When choosing a polarization-matched barrier layer composition,
the effect of threshold voltage shift will vanish completely. This enables the engineer to
optimize the dielectric without being too much concerned about its thickness.
Furthermore, a MISHFET with 20 nm SiN as gate dielectric has been shown to drive
the same drain current of 200 mA/mm as its HFET counterpart and to withstand
positive gate voltages of up to 10 V. These are promising results for the polarization
engineering concept to be effectively combined with the MISHFET approach for the
realization of an e-mode MISHFET with high positive threshold voltage, a reasonable
gate voltage swing, high current and high transconductance. Such a device would be
perfectly suited for very efficient, high power energy conversion systems.
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6.4 HFET with polarization-engineered access region
The realization of e-mode HFET or MISHFET devices by the concept of a polarization-
matched barrier layer raises a new issue. Not only the intrinsic channel is depleted, but
the full wafer area becomes highly resistive. Hence, the classical approach for the device
design as shown in fig. 6.8a is not suitable any more. The access region between the
contacts would hinder the device performance severely due the extremely high sheet
resistance. One possible solution for this problem has already been applied in the last
section. A MOSFET-like design with an insulated gate can be used to fully cover the
free semiconductor surface. By this, a classical access region is avoided and the series
resistance of the device only depends on the ohmic contacts themselves (see fig. 6.8b.
However, such a design is not suitable for a power device. The gate-drain separation
needed to support the breakdown voltage is far too short (even not existing). Neverthe-
less, such a design may be suited for vertical device structures like in a CAVET [166], in
which the high potential is located at the backside of the wafer and high electric fields
in the dielectric are circumvented.
But there are other possibilities to minimize the series resistance even for a lateral
device concept. It is e.g. possible to use a Si implantation as described in [167] for the
access region to create a highly doped n-well as known from the silicon MOSFET. Only
in the intrinsic region of the device, the heterostructure would not be implanted but left
as grown. Nevertheless, due to a significant increase in process complexity, this approach
is not demonstrated here. Instead, a capping layer is used for carrier enhancement in the
access region and locally removed by a gate recess process in the intrinsic device region.
This approach not only has the advantage of avoiding an additional implantation process
but also provides a precise shape and alignment control of the gate due to the process
being self-aligned. Details on the design of the capping layer and the resulting conduction
band profile for the access region are given in the following section.
6.4.1 Capping layer concept
The arising problem for polarization-matched HFETs is basically, to simultaneously
maintain the polarization-matched heterostructure below the gate contact, but to have
a low sheet resistance in the access region. With the following concept, this demand can
be met, without a significant increase in processing efforts.
As known from the early modulation-doped field effect transistors (MODFET) in
GaAs, it is possible to increase nS by inserting a delta-doped n+ layer in the barrier
[4]. A quite similar effect shall be used in the access region of a polarization-matched
HFET device, only that instead of using delta-doping to bend the conduction band,
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polarization-induced charge is used. Additionally to growing the polarization-matched
barrier for the intrinsic HFET, a capping layer is grown. The composition of the capping
layer is chosen carefully to have a higher polarization than the barrier. Due to the higher
polarization and the now existing polarization difference at the barrier - capping layer
interface, a positive interface charge is built, which acts like the delta-doped layer in a
MODFET. Electrons within the structure accumulate either at the original heterostruc-
ture interface, or at the new barrier - capping layer interface. A simulated conduction
band profile and the according carrier concentration profile for such a structure can be
seen in fig. 6.11d (device Yq). The structure consists of a thick GaN buffer layer, a 1 nm
AlN spike layer, an 8 nm low-polarization (low-P) barrier layer and an 8 nm high pola-
rization (high-P) capping layer. Additional carriers compared to the reference structure
Xq (fig. 6.11b), which only consists of quasi two low-polarization layers, are induced
by the high polarization of the capping layer. Hence, it is easy to deplete the channel
again in the intrinsic device region by simply removing the capping layer. A gate recess
processing of such an epitaxial structure therefore results in an e-mode device with low
series resistance. An experimental demonstration of this concept is given in the following
subsections, including an even more sophisticated capping layer concept to prevent the
conduction band offset between capping and barrier layer (fig. 6.11f).
The third device presented here, Zq, has an even further optimized capping layer, for
which the motivation and dependencies are given in the next section.
6.4.2 Simulation and Epitaxy
The possibility to demonstrate this concept by experiment is of course limited by the
available quaternary compositions, which can be realized by MOCVD with high cry-
stal quality. A comprehensive study on the quaternary composition for different growth
conditions has been performed for the region of interest [28]. The exact compositions
have been determined by RBS on thick reference layers. Fig. 6.12a shows the position
of the determined compositions in the quaternary map and fig. 6.12b the corresponding
HRXRD 2θ − ω scans for heterostructures with thin (15 - 19 nm) quaternary barrier
layers. One can clearly see the quaternary peak in the XRD scan moving towards the
GaN peak with increasing GaN content, which corresponds very well to the extracted
compositions from RBS.
To design a nearly polarization-matched heterostructure with a capping layer for car-
rier enhancement in the access region according to the afore mentioned concept, the
determined compositions have been applied as input for the design of such a struc-
ture by simulation. For the heterostructure itself, the composition which was closest to
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Figure 6.11: Schematic cross sections and simulated band diagrams for the investigated series.
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Figure 6.12: Position in Eg vs. a diagram and HRXRD results for the investigated composition
series from [28].
the polarization-matched case (In0.02Al0.11Ga0.87N) has been taken and is subsequently
referred to as low-P layer.
For the capping layer, three different designs are investigated. First, as reference struc-
ture, the same low-P layer has been applied as capping layer (device Xq). The thicknes-
ses have been chosen to enable a reliable gate recess processing. As the precision of the
available gate recess process is close to 1 nm [168], 8 nm thickness for the barrier and
the capping layer are reasonable.
Subsequently, the capping layer was optimized to result in the desired conduction
band profile while maintaining the previously defined thicknesses. From the available
compositions, the simulation revealed In0.05Al0.44Ga0.51N to be best suited for the capping
layer and is subsequently referred to as high polarization (high-P) layer. Choosing this
layer results in the desired conduction band profile for device Yq as can be seen in
fig. 6.11d.
Nevertheless, although the chosen capping layer of device Yq results in a significant
increase in the carrier concentration, it may also lead to a new problem. Due to the
additional conduction band offset at the capping layer - barrier layer interface, a se-
cond electron channel is formed. When processing the device as proposed, the recessed
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Schottky gate has a lateral contact to this channel, which may result in an increased
gate leakage current. To prevent this problem right from the beginning, a third capping
layer is proposed (device Zq). Here, the composition of the capping layer is continuously
graded from the low-P to the high-P composition. By this smooth transition, any ab-
rupt conduction band offset is prevented. Additionally, due the continuous increase in
polarization, the polarization-induced positive charges spread over the whole capping
layer. This results in the conduction band to be continuously bent within the capping
layer without penetrating the Fermi level (fig. 6.11f). Hence, the capping layer enhances
the carrier concentration at the heterostructure interface but prevents the formation of
a parasitic second electron channel.
6.4.3 Electrical characterization of the access region
To investigate the transport properties in the access region of the devices, Hall and van
der Pauw measurements were performed on non-recessed Hall structures. The results
for as-grown as well as for passivated structures are presented in fig. 6.13. The sheet
carrier concentration results for the as-grown structure can directly be compared with the
simulation results which are also given in fig. 6.13a. It can be seen that the experimental
results and the simulated sheet carrier concentrations are almost identical. This proves
again the applied simulation models to be valid. What is even more important here
is the fact that the simulation has been applied to optimize the structure and that it
was possible to fabricate the desired structures with exactly the predicted trend for
the sheet carrier concentration. This demonstration paves the way for the models to
be standardly applied in the theoretical optimization and simulation of HFET devices.
With a physical device simulation tool like Synopsys TCAD [38] having these models
implemented, the development costs and time for new quaternary HFET devices can be
significantly reduced.
After passivation with 120 nm SiN by PECVD, nS is increased for all three structures,
as expected. What is interesting is the change in the electron mobility (µ). From µ
of all investigated structures and cases, several conclusions can be drawn. For the as-
grown structures, sample Xq has a significantly lower µ compared to the others. This
is due to the low carrier concentration and therefore the Coulomb-dominated scattering
mechanism, as already observed in other heterostructures [159]. Nevertheless, the two
samples with polarization-engineered capping layers (Yq and Zq) show the same µ of
1850 cm2/Vs. Also the carrier density is nearly of the same magnitude. Hence, the
carrier mobility in both samples is dominated by the same scattering mechanism. As the
measured mobility is identical for both, it can be concluded that the electron density peak
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Figure 6.13: Hall measurement results for the as-grown and the passivated structures.
is at the same interface, the heterostructure interface, for both samples. The influence
of the second electron channel, which was predicted by the simulation for sample Yq,
seems to have no influence on the measured mobility.
For the passivated structures, the following changes are observed. For device Xq, the
mobility increases due to the increase in nS and the reduced Coulomb scattering. Device
Yq shows a reduction in µ. This may be due to two reasons. One possibility is that the
increase in nS already leads to an increase in scattering at the heterostructure inter-
face, although this phenomenon is usually only observed for even higher sheet carrier
concentration. More likely is the following explanation. In the unpassivated structure,
the surface energy level was pinned. Due to the quite thin capping layer, the formation
of an electron channel at the capping layer - barrier layer was largely prevented by the
surface-related depletion. With the passivation layer on top, this depletion is reduced
and a second electron channel is built at this interface. The mobility of electrons at this
interface is lower, due to the increased alloy scattering. Hence, the mobility measured in
total is reduced due to the carrier density in the barrier gaining more impact.
Accordingly, the constant electron mobility of sample Zq even after passivation allows
the following conclusion. No second electron channel is formed and the increase in nS
has no negative effect on mobility.
Although it is important to understand the origin of the carriers and the physical
reasons for their mobility, for the device series resistance, only the sheet resistance (RSH)
of the access region is important. RSH is given in fig. 6.13b for all devices. From these
results, device Yq is expected to have the lowest series resistance and therefore the
highest transconductance.
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6.4.4 DC characterization
The different capping layers are expected to have a significant impact on the extrinsic
device performance. Fig. 6.14a shows the transfer characteristics of the three devices
after passivation. The trend for the maximum transconductance within this series is as
expected. The highest transconductance is observed for device Yq which had the lowest
sheet resistance. gm,max of device Zq is still significantly higher than for the reference de-
vice Xq. Taking the measured sheet resistance and the contact resistance into account,
the source resistance (RS) can be applied to correct the transconductance for the series
resistance. The extracted RS of 4, 1.4 and 1.7 Ωmm result in an intrinsic transconduc-
tance of 375, 396 and 340 mS/mm for the devices Xq, Yq and Zq, respectively. This
demonstrates the intrinsic devices of all wafer to be very similar within only marginal
processing-related variation.
Also the threshold voltage (Vth) of all devices is between 0.5 and 0.6 V. Hence, the
epitaxial layers and the recess process were realized very accurately on all wafers. If
there were any major geometrical differences in the intrinsic device region, this would
be immediately observed in the threshold voltage.
To compare the gate leakage within the series, transfer characteristics have also been
measured before passivation. The off-state drain current and gate current of the unpassi-
vated devices are given in fig. 6.14b. The level of gate and drain leakage is in the range of
a few nA/mm which is exceptionally low and results in an on/off ratio of up to 108. Such
good current blocking can only be achieved with highly insulating buffer layers. Hence
the leakage observed here is mainly related to the Schottky gate and stems from the gate
contact itself. Device Zq shows the lowest leakage in both, drain and gate current. For
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Figure 6.14: Transfer characteristics for Vds = 10 V.
87
6.4.5. Summary
Yq, the leakage current is more than doubled. Hence, the graded capping layer of Zq ef-
fectively helps to reduce the leakage current without deteriorating the transconductance
too much.
6.4.5 Summary
In this section, the polarization engineering concept has been applied to realize low RSH
in the access region of an e-mode HFET. It has been demonstrated that polarizati-
on engineering is a valuable tool to shape the conduction band profile in a multi-layer
structure like the here employed capping layer structure in the access region. Due to
the precise knowledge on the theoretical dependencies, it was possible to optimize the
device concept by a one-dimensional numerical simulation prior to the experiment. The
theoretical prediction of nS was very accurately confirmed by experiment. The final de-
vices exhibited all the same Vth of 0.5 V and only differed in their gm,max due to their
difference in RS. The demonstrated transconductance of up to 250 mS/mm can com-
pete with state-of-the-art e-mode HFET devices. Furthermore, the advantages already
discussed in sec. 6.3 remain: Due to the near polarization-matched barrier layer, the ap-
plication of a gate dielectric will not result in a Vth-shift and will enable device operation
at even higher gate voltages without suffering from gate leakage current. Such a device
can be tuned to have even higher Vth as compared to the devices presented here and
will satisfy the open demand from circuit design engineers, who want to have an e-mode
device with Vth higher than 3 V and still a sensible gate voltage swing.
The experiment demonstrates that polarization engineering is more than just the
application of a polarization-matched interface. Due to the possibility of controlling
polarization-induced charge by the composition of the layers, this concept is not only
applicable for nS depletion, but also for nS enhancement, as shown for the access region
of the presented devices. Hence, the quaternary nitrides pave the way for new device
concepts which make use of polarization-induced charges and may lead to completely
new multi-layer structures in the area of HFET devices or even beyond.
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Within this thesis, InAlN and quaternary nitrides have been applied and investigated
as barrier layer material for HFETs. Transistor devices and test structures have been
processed and characterized to gain a comprehensive picture of the physical dependencies
within the device.
InAlN/GaN HFETs with different gate length from 75 nm up to 2 µm have been
realized. It has been shown that not only LG plays a crucial role for the DC charac-
teristics and for the RF response of the transistor, but also the aspect ratio LG/tbar.
With decreasing aspect ratio, the given theoretical dependencies for Id, Vth and gm loo-
se their validity due to the onset of the short-channel effect. The critical aspect ratio
for InAlN/GaN HFETs has been derived to be 25. This value is significantly higher as
compared to AlGaN/GaN HFET. Still, the benefit from the possibility to realize much
thinner barrier layers in InAlN in comparison to AlGaN enables shorter gate lengths.
Hence, higher fT can be achieved with InAlN/GaN HFETs. An analytical expression
for the prediction of fT for InAlN/GaN HFETs has been extracted. A state-of-the-art
fT of 100 GHz and an fmax of 140 GHz has been demonstrated for a 75 nm gate length
device.
In situ SiN has been applied as surface protection on InAlN/GaN HFETs. Thin 2.8 nm
in situ SiN has been demonstrated to successfully prevent any surface-related barrier
layer degradation after exposure to air. Additionally, Ga residues in the MOCVD reactor
have been found to be responsible not only for unintentional Ga incorporation in InAlN,
but also for an inferior SiN quality compared to SiN grown in a cleaned reactor. A
growth interruption after the GaN channel deposition with an intermediate cleaning
step prior to the barrier layer growth effectively prevents the Ga residues. With this
process optimization, an nS increase from 1.7 · 1013/cm2 to 2.1 · 1013/cm2 was achieved,
which very well coincides with the theoretical nS expectation for pure InAlN.
The application of a thick 63 nm in situ SiN layer as passivation of an e-mode In-
AlN/GaN HFET has also been presented. With this approach, the earliest possible
surface passivation is realized and the semiconductor surface in the access region is pro-
tected from all ambient contaminants during processing. This effectively minimizes the
trap state density at the semiconductor - SiN interface compared to ex situ passivation
techniques and prevents the current collapse in pulsed IV measurements. Hence, in situ
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SiN is expected to enhance the RF power amplification capabilities of a depletion mode
HFET.
Finally, the concept of polarization engineering with quaternary AlInGaN nitrides
was introduced. Due to the additional degree of freedom in the quaternary nitrides, it
is possible to adjust the band gap and the polarization of the barrier layer material
independently. This concept has been successfully applied to realize an e-mode HFET
with quaternary near polarization-matched barrier layer. Additionally, polarization en-
gineering has been applied to optimize a quaternary capping layer. It was possible to
significantly reduce the parasitic series resistance in the access region of the device. The
applied theory was demonstrated to predict the experimental results accurately. The
final device with LG = 1 µm showed a threshold voltage of +0.5 V and an extrinsic gm
of 250 mS/mm.
Future transistor developments in the area of InAlN or quaternary nitride HFETs benefit
from the presented results. Still, there are several open topics which have to be addressed,
especially regarding e-mode device concepts. Due to the gate voltage swing being limited
by the Schottky diode turn-on in a standard HFET design, an insulated-gate approach
has to be applied. Although an insulated-gate device has been demonstrated within
this thesis, further optimizations to suppress forward gate leakage currents have to be
performed.
To realize e-mode devices with even higher threshold voltages, the proposed concept
has to be combined with existing approaches, like e.g. the gate injection transistor (GIT)
[169]. A higher threshold voltage will improve the applicability of GaN-based HFETs for
switching-mode power converters, as the circuit becomes more secure with respect to
possible failure mechanisms. Also the driver circuit becomes more simple as it is not
necessary to provide a negative supply voltage.
For further improvement of the InAlN/GaN HFETs for RF operation, field plate
designs have to be applied to minimize the electric field in the drain access region and
to reduce the trap-related current collapse. In situ SiN has to be applied as passivation
layer also for the d-mode InAlN/GaN HFETs. Both optimizations will help to further
improve the power-added efficiency in RF power amplification and may result in the
GaN-based HFET technology to widely replace Si-based technology in RF amplifying
applications.
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